參數(shù)資料
型號(hào): AD7686CCPZRL7
廠商: Analog Devices Inc
文件頁數(shù): 11/28頁
文件大?。?/td> 0K
描述: IC ADC 16BIT SAR 500KSPS 10LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 21.5mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 10-LFCSP-WD(3x3)
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 1 個(gè)偽差分,單極
產(chǎn)品目錄頁面: 778 (CN2011-ZH PDF)
其它名稱: AD7686CCPZRL7DKR
AD7686
Rev. B | Page 19 of 28
CS MODE 4-WIRE, NO BUSY INDICATOR
This mode is generally used when multiple AD7686s are
connected to an SPI-compatible digital host. A connection
diagram example using two AD7686 devices is shown in
Figure 37, and the corresponding timing is given in Figure 38.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers.
but SDI must be returned high before the minimum conversion
time and held high until the maximum conversion time to
avoid the generation of the busy signal indicator. When the
conversion is complete, the AD7686 enters the acquisition
phase and powers down. Each ADC result can be read by
bringing its SDI input low, which consequently outputs the MSB
onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate, provided it has an acceptable hold time. After the 16th
SCK falling edge or when SDI goes high, whichever occurs first,
SDO returns to high impedance and another AD7686 can
be read.
DATA IN
CLK
CS1
CONVERT
CS2
DIGITAL HOST
02
96
9-
0
3
8
CNV
SCK
SDO
SDI
AD7686
CNV
SCK
SDO
SDI
AD7686
Figure 37. CS Mode 4-Wire, No Busy Indicator Connection Diagram
SDO
D15
D14
D13
D1
D0
tDIS
SCK
12
3
30
31
32
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI(CS1)
CNV
tSSDICNV
tHSDICNV
D1
14
15
tSCK
tSCKL
tSCKH
D0
D15
D14
17
18
16
SDI(CS2)
02
96
9-
0
39
Figure 38. CS Mode 4-Wire, No Busy Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7687BCPZRL IC ADC 16BIT SAR 250KSPS 10LFCSP
AD7688BCPZRL7 IC ADC 16BIT SAR 500KSPS 10LFCSP
AD7689BCPZRL7 IC ADC 16BIT 250KSPS 8CH 20LFCSP
AD7690BCPZRL IC ADC 18BIT 400KSPS 10-LFCSP
AD7691BCPZRL7 IC ADC 18BIT SAR 250KSPS 10LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7686CCPZRL71 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 500 kSPS PulSAR ADC in MSOP/QFN
AD7686CRM 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Serial 10-Pin MSOP Tube
AD7686CRMRL7 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Serial 10-Pin MSOP T/R
AD7686CRM-U4 制造商:Analog Devices 功能描述:500 KSPS 16-BIT PULSAR? A/D CONVERTER IN ?SOIC/CSP - Bulk
AD7686CRMZ 功能描述:IC ADC 16BIT 500KSPS 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6