- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7676ASTZRL (Analog Devices Inc)IC ADC 16BIT DIFF INP 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7676ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT DIFF INP 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 74mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 配用： | EVAL-AD7676CBZ-ND - BOARD EVALUATION FOR AD7676 |
REV. B
AD7676
–13–
VREF , as mentioned in the specification table, could be increased
to AVDD – 1.85 V. The benefit here is the increased SNR obtained
as a result of this increase. Since the input range is defined in
terms of VREF, this would essentially increase the range to make
it a
±3 V input range with an AVDD above 4.85 V. The theo-
retical improvement as a result of this increase in reference is
1.58 dB (20 log [3/2.5]). Due to the theoretical quantization noise,
however, the observed improvement is approximately 1 dB. The
AD780 can be selected with a 3 V reference voltage.
Power Supply
The AD7676 uses three sets of power supply pins: an analog 5 V
supply AVDD, a digital 5 V core supply DVDD, and a digital
input/output interface supply OVDD. The OVDD supply allows
direct interface with any logic working between 2.7 V and
DVDD + 0.3 V. To reduce the number of supplies needed, the
digital core (DVDD) can be supplied through a simple RC filter
from the analog supply as shown in Figure 5. The AD7676 is
independent of power supply sequencing once OVDD does not
exceed DVDD by more than 0.3 V and thus free from supply
voltage-induced latch-up. Additionally, it is very insensitive to
power supply variations over a wide frequency range, as shown in
Figure 9.
FREQUENCY – Hz
75
PSRR
–
dB
35
65
10k
10M
1k
1M
55
100k
45
70
60
50
40
Figure 9. PSRR vs. Frequency
POWER DISSIPATION
The AD7676 automatically reduces its power consumption at
the end of each conversion phase. During the acquisition phase,
the operating currents are very low, which allows a significant
power savings when the conversion rate is reduced, as shown in
Figure 10. This feature makes the AD7676 ideal for very low
power battery-operated applications.
It should be noted that the digital interface remains active even
during the acquisition phase. To reduce the operating digital
supply currents even further, the digital inputs need to be driven
close to the power rails (i.e., DVDD and DGND) and OVDD
should not exceed DVDD by more than 0.3 V.
SAMPLING RATE – SPS
1M
PO
WER
DISSIP
A
TION
–
W
0.1
10k
100
100k
10
10k
100
1k
1
100k
1k
10
1M
Figure 10. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
Figure 11 shows the detailed timing diagrams of the conversion
process. The AD7676 is controlled by the signal
CNVST, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conversion
is complete. The
CNVST signal operates independently of CS
and
RD signals.
CNVST
t1
t2
MODE
ACQUIRE
CONVERT
ACQUIRE
CONVERT
t7
t8
BUSY
t4
t3
t5
t6
Figure 11. Basic Conversion Timing
For true sampling applications, the recommended operation of
the
CNVST signal is the following:
CNVST must be held HIGH from the previous falling edge of
BUSY, and during a minimum delay corresponding to the acqui-
sition time t8; then, when CNVST is brought LOW, a conversion
is initiated and the BUSY signal goes HIGH until the comple-
tion of the conversion. Although
CNVST is a digital signal, it
should be designed with this special care with fast, clean edges,
and levels, with minimum overshoot and undershoot or ringing.
For applications where the SNR is critical, the
CNVST signal
should have a very low jitter. To achieve this, some use a dedicated
oscillator for
CNVST generation or, at least, to clock it with a
high frequency low jitter clock as shown in Figure 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7677ACPZ | IC ADC 16BIT DIFF INP 48-LFCSP |
| AD7678ACPZ | IC ADC 18BIT SAR W/BUFF 48LFCSP |
| AD7679ACPZ | IC ADC 18BIT SAR W/BUFF 48LFCSP |
| AD7680BRM | IC ADC 16BIT LP UNIPOLAR 8-MSOP |
| AD7683BCPZRL7 | IC ADC 16BIT 100KSPS 8LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7677 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC |
| AD7677AAST | 制造商:Analog Devices 功能描述: |
| AD7677ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7677ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7677ACPZ | 功能描述:IC ADC 16BIT DIFF INP 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。