- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7664ASTZRL (Analog Devices Inc)IC ADC 16BIT UNIPOLAR 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7664ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT UNIPOLAR 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 570k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 115mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個偽差分，單極 |
| 配用： | EVAL-AD7664CBZ-ND - BOARD EVALUATION FOR AD7664 |
REV. E
AD7664
–15–
CONVERSION CONTROL
Figure 11 shows the detailed timing diagrams of the conversion
process. The AD7664 is controlled by the signal
CNVST, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conver-
sion is complete. The
CNVST signal operates independently of
CS and RD signals.
CNVST
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
Figure 11. Basic Conversion Timing
In Impulse Mode, conversions can be automatically initiated. If
CNVST is held LOW when BUSY is LOW, the AD7664 controls
the acquisition phase and then automatically initiates a new
conversion. By keeping
CNVST LOW, the AD7664 keeps the
conversion process running by itself. It should be noted that the
analog input has to be settled when BUSY goes LOW. Also, at
power-up,
CNVST should be brought LOW once to initiate the
conversion process. In this mode, the AD7664 could sometimes
run slightly faster then the guaranteed limits in the Impulse
Mode of 444 kSPS. This feature does not exist in Warp or
Normal Modes.
t9
8
RESET
DATABUS
BUSY
CNVST
Figure 12. RESET Timing
Although
CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot and undershoot or ringing.
It is a good thing to shield the
CNVST trace with ground and
also to add a low value serial resistor (i.e., 50
) termination
close to the output of the component that drives this line.
For applications where the SNR is critical, the
CNVST signal
should have a very low jitter. This may be achieved by using a
dedicated oscillator for
CNVST generation or, at least, to clock
it with a high frequency, low jitter clock as shown in Figure 5.
DIGITAL INTERFACE
The AD7664 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel databus. The
AD7664 digital interface also accommodates both 3 V or 5 V logic
by simply connecting the OVDD supply pin of the AD7664 to
the host system interface digital supply. Finally, by using the
OB/
2C input pin, either twos complement or straight binary
coding can be used.
The two signals
CS and RD control the interface. CS and RD
have a similar effect, because they are OR’d together internally.
When at least one of these signals is HIGH, the interface out-
puts are in high impedance. Usually,
CS allows the selection of
each AD7664 in multicircuit applications and is held LOW in a
single AD7664 design.
RD is generally used to enable the con-
version result on the databus.
t1
t3
t4
t11
CNVST
BUSY
DATA BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 13. Master Parallel Data Timing for Reading
(Continuous Read)
PARALLEL INTERFACE
The AD7664 is configured to use the parallel interface when
the SER/
PAR is held LOW. The data can be read either after
each conversion, which is during the next acquisition phase,
or during the following conversion as shown, respectively, in
Figures 14 and 15. When the data is read during the conversion,
however, it is recommended that it be read-only during the first
half of the conversion phase. This avoids any potential feed-
through between voltage transients on the digital interface and
the most critical analog conversion circuitry.
CURRENT
CONVERSION
BUSY
DATABUS
CS
RD
t12
t13
Figure 14. Slave Parallel Data Timing for Reading
(Read after Convert)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7665ACPZ | IC ADC 16BIT CMOS 5V 48LFCSP |
| AD7666ACPZ | IC ADC 16BIT UNIPOLAR 48LFCSP |
| AD7667ASTZ | IC ADC 16BIT UNIPOLAR 48-LQFP |
| AD7671ACPZRL | IC ADC 16BIT CMOS 1MSPS 48LFCSP |
| AD7674ACPZRL | IC ADC 18BIT SAR 5V 48LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7664CST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| AD7664CSTRL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| AD7665 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
| AD7665ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500 KSPS CMOS A/D CONVERTER - Bulk |
| AD7665ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。