- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10073 > AD7626BCPZ-RL7 (Analog Devices Inc)IC ADC 16BIT 10MSPS DIFF 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7626BCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 10MSPS DIFF 32LFCSP |
| 設計資源： | Single-Ended-to-Differential High Speed Drive Circuit for 16-Bit, 10 MSPS AD7626 ADC (CN0105) |
| 標準包裝： | 1,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 10M |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 170mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7626
Data Sheet
Rev. B | Page 22 of 28
DIGITAL INTERFACE
Conversion Control
All analog-to-digital conversions are controlled by the CNV±
signal. This signal can be applied in the form of a CNV+/CNV
LVDS signal, or it can be applied in the form of a 2.5 V CMOS
logic signal to the CNV+ pin. The conversion is initiated by the
rising edge of the CNV± signal.
After the AD7626 is powered up, the first conversion result
generated is invalid. Subsequent conversion results are valid
provided that the time between conversions does not exceed
the maximum specification for tCYC.
The two methods for acquiring the digital data output of the
AD7626 via the LVDS interface are described in the following
sections.
Echoed-Clock Interface Mode
The digital operation of the AD7626 in echoed-clock interface
mode is shown in Figure 41. This interface mode, requiring
only a shift register on the digital host, can be used with many
digital hosts (such as FPGA, shift register, and microprocessor).
It requires three LVDS pairs (D±, CLK±, and DCO±) between
each AD7626 and the digital host.
The clock DCO± is a buffered copy of CLK± and is synchronous
to the data, D±, which is updated on the falling edge of DCO +
(tD). By maintaining good propagation delay matching between
D± and DCO± through the board and the digital host, DCO
can be used to latch D± with good timing margin for the shift
register.
Conversions are initiated by a rising edge CNV± pulse. The
CNV± pulse must be returned low (≤ tCNVH maximum) for
valid operation. After a conversion begins, it continues until
completion. Additional CNV± pulses are ignored during the
conversion phase. After the time, tMSB, elapses, the host should
begin to burst the CLK±. Note that, tMSB, is the maximum time
for the MSB of the new conversion result and should be used as
the gating device for CLK±. The echoed clock, DCO±, and the
data, D, are driven in phase with D± being updated on the
falling edge of DCO+; the host should use the rising edge of
DCO+ to capture D±. The only requirement is that the 16
CLK± pulses finish before the time (tCLKL) elapses of the next
conversion phase or the data is lost. From the tCLKL to tMSB, D±
and DCO± are driven to 0. Set CLK± to idle low between CLK±
bursts.
CLK+
tCYC
16
15
CNV+
116
15
2
123
tCNVH
tCLKL
DCO+
16
15
1
16
15
2
1
23
D+
SAMPLE N
SAMPLE N + 1
D–
D15
N
D14
N
D1
N
CLK–
CNV–
DCO–
D0
N – 1
ACQUISITION
tDCO
tD
tCLK
0
tMSB
D1
N – 1
D15
N + 1
D14
N + 1
D0
N
0
D13
N + 1
tCLKD
0
76
48
-10
3
Figure 41. Echoed-Clock Interface Mode Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2369IMS-18#TRPBF | IC ADC 18BIT SRL/SPI 16-MSOP |
| MS27497T20F41SA | CONN RCPT 41POS WALL MNT W/SCKT |
| LT1341CSW#TR | IC TXRX 5V RS232 SHUTDOWN 28SOIC |
| LTC2224CUK | IC ADC 12BIT 135MSPS SAMPL 48QFN |
| LT6300IGN#PBF | IC XDSL LINE DRIVER 16-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7628 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Dual 8-Bit Buffered Multiplying DAC |
| AD7628BFN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| AD7628BN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| AD7628BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7628KC/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。