- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7609BSTZ (ANALOG DEVICES INC) 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | AD7609BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 5/35頁 |
| 文件大?。?/td> | 1737K |
| 代理商： | AD7609BSTZ |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Preliminary Technical Data
AD7609
Rev. PrD | Page 13 of 35
Pin No.
Type1
Mnemonic
Description
channels. If this pin is tied to a logic low, the analog input range is ±5 V for all channels. A logic
change on this pin has an immediate effect on the analog input range. Changing this pin during a
conversion is not recommended. See the Analog Input section for more details.
6
DI
PAR/SER
SEL
Parallel/Serial Interface Selection Input. Logic input. If this pin is tied to a logic low, the parallel
interface is selected. If this pin is tied to a logic high, the serial interface is selected.
Serial mode:
RD/SCLK pin functions as the serial clock input.
DB7/DOUTA pin functions as a serial data output.
DB8/DOUTB pin functions as a serial data output.
When the serial interface is selected, the DB[15:9] and DB[6:0] pins should be tied to GND.
9, 10
DI
CONVST A,
CONVST B
Conversion Start Input A, Conversion Start Input B. Logic inputs. These logic inputs are used to initiate
conversions on the analog input channels. For simultaneous sampling of all input channels CONVST A
and CONVST B can be shorted together and a single convert start signal applied.
Alternatively, CONVST A can be used to initiate simultaneous sampling for (V1, V2, V3, and V4) and
CONVST B can be used to initiate simultaneous sampling on the other analog inputs; (V5, V6, V7, and
V8). This is only possible when oversampling is not switched on.
When the CONVST A or CONVST B pin transitions from low to high, the front-end track and hold
circuitry for their respective analog inputs is set to hold. This function allows a phase delay to be
created inherently between the sets of analog inputs.
13
DI
CS
Chip Select. This active low logic input frames the data transfer. When both CS and RD are logic low in
parallel mode, the output bus DB[15:0] is enabled and the conversion result is output on the parallel
data bus lines. In serial mode, the CS is used to frame the serial read transfer and clock out the MSB of
the serial output data.
12
DI
RD/SCLK
Parallel Data Read Control Input When Parallel Interface is Selected (RD)/Serial Clock Input When
Serial Interface is Selected (SCLK). When both CS and RD are logic low in parallel mode, the output
bus is enabled. In parallel mode, two RD pulses are required to read the full 18 bits of conversion
results from each channel. The first RD pulse outputs DB[17:2], the second RD pulses outputs DB[1:0].
In serial mode, this pin acts as the serial clock input for data transfers. The CS falling edge takes the
data output lines DOUTA and DOUTB out of three-state and clocks out the MSB of the conversion result.
The rising edge of SCLK clocks all subsequent data bits onto the serial data outputs DOUTA and DOUTB.
For further information, see the
section.
14
DO
BUSY
Busy Output. This pin transitions to a logic high after both CONVST A and CONVST B rising edges and
indicates that the conversion process has started. The BUSY output remains high until the conversion
process for all channels is complete. The falling edge of BUSY signals that the conversion data is being
latched into the output data registers and will be available to be read after a time, t4. Any data read
while BUSY is high should be complete before the falling edge of BUSY occurs. Rising edges on
CONVST A or CONVST B has no effect whilst the BUSY signal is high.
11
DI
RESET
Reset Input. When set to logic high, the rising edge of RESET resets the AD7609. The part should
receive a RESET pulse after power-up. To achieve the specified performance after the RESET signal the
tWAKE_UP SHUTDOWN time should elapse between power on and the RESET pulse. The RESET high pulse
should be typically 100 ns wide. If a RESET pulse is applied during a conversion, then the conversion is
aborted. If a RESET pulse is applied during a read then the contents of the output registers will reset
to all zeros.
15
DO
FRSTDATA
Digital Output. The FRSTDATA output signal indicates when the first channel, V1, is being read back
on either the parallel or serial interface. When the CS input is high, the FRSTDATA output pin is in
three-state. The falling edge of CS takes FRSTDATA out of three-state. In parallel mode the falling
edge of RD corresponding to the result of V1 then sets the FRSTDATA pin high indicating that the
result from V1 is available on the output data bus. The FRSTDATA output returns to a logic low
following the third falling edge of RD. In serial mode, FRSTDATA goes high on the falling edge of CS
as this clocks out the MSB of V1 on DOUTA. It returns low on the eighteenth SCLK falling edge after
the CS falling edge. See the
section for more details.
7
DI
STBY
Standby Mode Input. This pin is used to place the AD7609 into one of two power-down modes:
standby mode or shutdown mode. The power-down mode entered depends on the state of the
RANGE pin as shown in Table 8. When in standby mode all circuitry except the on-chip reference,
regulators, and regulator buffers is powered down. When in shutdown mode, all circuitry is powered
down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7746 | DIGITAL TEMP SENSOR-SERIAL, 24BIT(s), 2Cel, RECTANGULAR, SURFACE MOUNT |
| AD7811YRUZ | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| AD7845KRZ | PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| AD7911ARMZ-REEL | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| AD7911AUJZ-R2 | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7609BSTZ-RL | 功能描述:IC DAS W/ADC 18BIT 8CH 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD760AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。