- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7609BSTZ (ANALOG DEVICES INC) 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | AD7609BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 19/35頁 |
| 文件大?。?/td> | 1737K |
| 代理商： | AD7609BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
AD7609
Preliminary Technical Data
Rev. PrD | Page 26 of 35
CONVERSION CONTROL
Simultaneous Sampling on All Analog Input Channels
The AD7609 allows simultaneous sampling of all analog input
channels. All channels are sampled simultaneously when both
CONVST x pins (CONVST A, CONVST B) are tied together. A
single CONVST x signal is used to control both CONVST x inputs.
The rising edge of this common CONVST x signal initiates
simultaneous sampling on all analog input channels.
The AD7609 contains an on-chip oscillator that is used to
perform the conversions. The conversion time for all ADC
channels is tCONV. The BUSY signal indicates to the user when
conversions are in progress, so when the rising edge of
CONVST x is applied, BUSY goes logic high, and transitions low
at the end of the entire conversion process. The falling edge of
the BUSY signal is used to place all eight track-and-hold
amplifiers back into track mode. The falling edge of BUSY also
indicates that the new data may now be read from the parallel
bus (DB[15:0]) or serial data lines DOUTA and DOUTB.
Simultaneously Sampling Two Sets of Channels
The AD7609 also allows the analog input channels to be
sampled simultaneously in two sets. This can be used in power
line protection and measurement systems to compensate for
phase differences between PT and CT transformers.
This is accomplished by pulsing the two CONVST x pins inde-
pendently and is only possible if oversampling is not in use.
CONVST A is used to initiate simultaneous sampling the first
set of channels (V1 to V4), CONVST B is used to initiate
simultaneous sampling on the second set of analog input
channels, (V5 to V8) as illustrated in Figure 43. On the rising
edge of CONVST A, the track-and-hold amplifiers for the first
set of channels are placed into hold mode. On the rising edge
of CONVST B, the track-and-hold amplifiers for the second set
of channels are placed into hold mode. The conversion process
begins once both rising edges of CONVST x have occurred;
therefore, BUSY will go high on the rising edge of the later
CONVST x signal. The falling edge of BUSY also indicates that
the new data may now be read from the parallel bus or the serial
data lines DOUTA and DOUTB. There is no change to the data read
process when using two separate CONVST x signals.
Connect all unused analog input channel to AGND. The results
for any unused channels are still included in the data read as all
channels are always converted.
09
76
0-
03
9
CONVST A
CONVST B
BUSY
CS, RD
DATA: DB[15:0]
FRSTDATA
t5
tCONV
V1 TO V4 TRACK-AND-HOLD
ENTER HOLD
V5 TO V8 TRACK-AND-HOLD
ENTER HOLD
AD7608 CONVERTS
ON ALL 8 CHANNELS
V1
V8
V2
Figure 43. Simultaneous Sampling on Channel Sets Using Independent CONVST A/CONVST B Signals—Parallel Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7746 | DIGITAL TEMP SENSOR-SERIAL, 24BIT(s), 2Cel, RECTANGULAR, SURFACE MOUNT |
| AD7811YRUZ | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| AD7845KRZ | PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| AD7911ARMZ-REEL | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| AD7911AUJZ-R2 | 2-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7609BSTZ-RL | 功能描述:IC DAS W/ADC 18BIT 8CH 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD760AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。