- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1892 > AD7609BSTZ-RL (Analog Devices Inc)IC DAS W/ADC 18BIT 8CH 64LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7609BSTZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/36頁 |
| 文件大小： | 0K |
| 描述： | IC DAS W/ADC 18BIT 8CH 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS），ADC |
| 分辨率（位）： | 18 b |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，并聯(lián)，QSPI?，串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 2.3 V ~ 5 V，4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD7609
Data Sheet
Rev. A | Page 22 of 36
Analog Input Antialiasing Filter
An analog antialiasing filter is also provided on the AD7609.
The filter is a second-order Butterworth. Figure 35 and
Figure 36 show the frequency and phase response respectively
of the analog antialiasing filter. In the ±5 V range, the 3 dB
frequency is typically 23 kHz. In the ±10 V range, the 3 dB
frequency is typically 32 kHz.
–40
–35
–30
–25
–20
–15
–10
–5
0
100
1k
10k
100k
A
TTE
N
U
A
TION
(
dB
)
FREQUENCY (Hz)
10V DIFF
5V DIFF
09760-
032
10V
0.1dB
TEMP
3dB
–40°C 13,354Hz
33,520Hz
25°C 12,769Hz
32,397Hz
85°C 12,427Hz
31,177Hz
5V
–40°C 10,303Hz
24,365Hz
25°C
9619Hz
23,389Hz
85°C
9326Hz
22,607Hz
Figure 35. Analog Antialiasing Filter Frequency Response
09760-
133
10
100k
10k
1k
PH
A
SE
D
EL
A
Y
(
s
)
INPUT FREQUENCY (Hz)
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
±5V RANGE
±10V RANGE
AVCC, VDRIVE = 5V
fSAMPLE = 200kSPS
TA = 25°C
Figure 36. Analog Antialiasing Filter Phase Response
Track-and-Hold Amplifiers
The track-and-hold amplifiers on the AD7609 allow the ADC to
accurately acquire an input sine wave of full-scale amplitude
to 18-bit resolution. The track-and-hold amplifiers sample
their respective inputs simultaneously on the rising edge of
CONVST x. The aperture time for track-and-hold (that is, the
delay time between the external CONVST x signal and the
track-and-hold actually going into hold) is well matched, by design,
across all eight track-and-holds on one device and from device
to device. This matching allows more than one AD7609 device
to be sampled simultaneously in a system.
The end of the conversion process across all eight channels is
indicated by the falling edge of BUSY; and it is at this point that the
track-and-holds return to track mode and the acquisition time
for the next set of conversions begins.
The conversion clock for the part is internally generated, and
the conversion time for all channels is 4 s on the AD7609. The
BUSY signal returns low after all eight conversions to indicate the
end of the conversion process. On the falling edge of BUSY, the
track-and-hold amplifiers return to track mode. New data can
be read from the output register via the parallel, or serial
interface after BUSY goes low; or, alternatively, data from the
previous conversion can be read while BUSY is high. Reading data
from the AD7609 while a conversion is in progress has little
effect on performance and allows a faster throughput to be
achieved. With a VDRIVE > 3.3 V, the SNR is reduced by ~1.5 dB
when reading during a conversion.
ADC TRANSFER FUNCTION
The output coding of the AD7609 is twos complement. The
designed code transitions occur midway between successive
integer LSB values, that is, 1/2 LSB, 3/2 LSB. The LSB size is
FSR/262,144 for the AD7609. The FSR for the AD7609 is 40 V
for the ±10 V range and 20 V for the ±5 V range. The ideal
transfer characteristic for the AD7609 is shown in Figure 37.
011...111
011...110
000...001
000...000
111...111
100...010
100...001
100...000
–FS + 1/2LSB
0V – 1LSB
+FS – 3/2LSB
ADC
CO
DE
ANALOG INPUT
+FSR – (–FSR)
218
LSB =
V+ ± (V–)
5V
REF
2.5V
±5V CODE =
× 131,072 ×
V+ ± (V–)
10V
REF
2.5V
±10V CODE =
× 131,072 ×
09760-
034
Figure 37. AD7609 Transfer Characteristic
The LSB size is dependent on the analog input range selected
(see Table 7).
Table 7. Output Codes and Ideal Input Values
Description
Analog Input
(V+ (V)
10 V Range
Analog
Input
V+ (V)
5 V Range
Digital
Output
Code (Hex)
FSR 0.5 LSB
+19.99992 V
9.999961 V
0x1FFFF
Midscale + 1 LSB
+152.58 V
76 V
0x00001
Midscale
0 V
0x00000
Midscale – 1 LSB
152.58 V
76 V
0x3FFFF
FSR + 1 LSB
19.99984 V
9.99992 V
0x20001
FSR
20 V
10 V
0x20000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD760AQ | IC DAC 16BIT W/AMP SRL 28-CDIP |
| AD766AN | IC DAC 16BIT W/REF DSP 16-DIP |
| AD767BD | IC DAC 12BIT W/AMP 24-CDIP |
| AD768AR | IC DAC 16BIT 30MSPS 28-SOIC |
| AD7724ASTZ | IC MOD SIGMA-DELTA DUAL 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD760AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。