- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10279 > AD7495BRZ-REEL7 (Analog Devices Inc)IC ADC 12BIT SRL LP W/REF 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7495BRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL LP W/REF 8-SOIC |
| 標準包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 10.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
AD7475/AD7495
Rev. B | Page 7 of 24
TIMING SPECIFICATIONS1
VDD = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, REF IN = 2.5 V (AD7475), TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min
20
MHz max
tCONVERT
16 × tSCLK
tSCLK = 1/fSCLK
800
ns max
fSCLK = 20 MHz
tQUIET
100
ns min
Minimum quiet time required between conversions
t2
10
ns min
CS to SCLK setup time
t33
22
ns max
Delay from CS until SDATA three-state disabled
t4
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t7
10
ns min
SCLK to data valid hold time
t84
10
ns min
SCLK falling edge to SDATA high impedance
45
ns max
SCLK falling edge to SDATA high impedance
t9
20
ns max
CS rising edge to SDATA high impedance
tPOWER-UP
20
μs max
Power-up time from full power-down (AD7475)
650
μs max
Power-up time from full power-down (AD7495)
1 Guaranteed by initial characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDRIVE) and timed from a voltage level of 1.6 V.
2 Mark/space ratio for the SCLK input is 40/60 to 60/40.
3 Measured with the load circuit of Figure 4 and defined as the time required for the output to cross 0.8 V or 2.0 V.
4 t8 and t9 are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 4. The measured number is
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times, t8 and t9, quoted in the timing characteristics are
the true bus relinquish times of the part and are independent of the bus loading.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL404MX | CONN PLUG 4POS MALE W/COUPLING |
| VI-B6H-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| AD7495BRZ-REEL | IC ADC 12BIT SRL LP W/REF 8-SOIC |
| MS27473E10B99SB | CONN PLUG 7POS STRAIGHT W/SCKT |
| LTC2355IMSE-12#TRPBF | IC ADC 12BIT 3.5MSPS 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7495BRZ-REEL73 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1MSPS,12-Bit ADCs |
| AD7495CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for 1MSPS, 12-Bit ADC |
| AD75004 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit D/A Converter |
| AD75004KN | 制造商:Analog Devices 功能描述:DAC 4-CH Current Steering 12-bit 24-Pin PDIP Tube |
| AD75004KNZ | 功能描述:IC DAC 12BIT QUAD W/BUFF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。