- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7466BRT (ANALOG DEVICES INC) 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 PDF資料下載
參數(shù)資料
| 型號： | AD7466BRT |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO6 |
| 封裝： | MO-178AB, SOT-23, 6 PIN |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 327K |
| 代理商： | AD7466BRT |
–20–
REV. PrF
PRELIMINARY TECHNICAL DATA
AD7466/AD7467/AD7468
For the AD7467, the 14th SCLK falling edge will cause
the SDATA line to go back into three-state and the part
will enter power down. If the rising edge of
CS occurs
before 14 SCLKs have elapsed then the conversion will be
terminated, the SDATA line will go back into three-state
and the AD7467 will enter power down, otherwise
SDATA returns to three-state on the 14th SCLK falling
edge as shown in Figure 15. Fourteen serial clock cycles
are required to perform the conversion process and to
access data from the AD7467.
For the AD7468, the 12th SCLK falling edge will cause
the SDATA line to go back into three-state and the part
will enter power down. If the rising edge of
CS occurs
before 12 SCLKs have elapsed then the conversion will be
terminated, the SDATA line will go back into three-state
and the AD7468 will enter power down, otherwise
SDATA returns to three-state on the 12th SCLK falling
edge as shown in Figure 16. Twelve serial clock cycles are
required to perform the conversion process and to access
data from the AD7468.
CS going low provides the first leading zero to be read in
by the microcontroller or DSP. The remaining data is
Figure 15. AD7467 Serial Interface Timing Diagram
&6
SCLK
1
5
13
SDATA
4 LEADING ZERO’S
3-S TATE
t4
2
34
t3
tQU IET
tCONV ERT
t2
3-STATE
DB9
DB8
DB0
t 6
t7
t8
14
ZERO
ZE RO
Z
B
t
5
then clocked out by subsequent SCLK falling edges be-
ginning with the 2nd leading zero, thus the first clock
falling edge on the serial clock has the first leading zero
provided and also clocks out the second leading zero. For
the AD7466 the final bit in the data transfer is valid on the
16th SCLK falling edge, having being clocked out on the
previous (15th) SCLK falling edge.
In applications with a slow SCLK, it is possible to read in
data on each SCLK rising edge. In that case, the first
falling edge of SCLK will clock out the second leading
zero and it could be read in the first rising edge. However,
the first leading zero that was clocked out when
CS went
low will be missed unless it was not read in the first falling
edge. The 15th falling edge of SCLK will clock out the
last bit and it could be read in the 15th rising SCLK edge.
If
CS goes low just after one the SCLK falling edge has
elapsed,
CS will clock out the first leading zero as before
and it may be read in the SCLK rising edge. The next
SCLK falling edge will clock out the second leading zero
and it could be read in the following rising edge.
&6
t
QU IE T
3- ST A T E
t
5
t
8
B
DB 0
t
7
SCL K
1
S D AT A
4 L EADING Z ER O’S
ZE RO
ZER O
Z
3 -S TAT E
t
4
2
34
t
3
t
CO NV E RT
t2
DB7
t 6
8B IT S OF D A T A
12
11
Figure 16. AD7468 Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7467BRT | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD7468BRT | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD7466 | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD7467 | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD7468 | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7466BRT-R | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
| AD7466BRT-R2 | 功能描述:IC ADC 12BIT 1.6V LP SOT23-6 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7466BRT-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 6-Pin SOT-23 T/R |
| AD7466BRT-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
| AD7466BRTZ-R | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。