參數(shù)資料
型號: AD7457BRTZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 7/21頁
文件大?。?/td> 0K
描述: IC ADC 12BIT PSEUDO-DIFF SOT23-8
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 100k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 3mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-8
供應(yīng)商設(shè)備封裝: SOT-23-8
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 1 個偽差分,雙極
產(chǎn)品目錄頁面: 777 (CN2011-ZH PDF)
其它名稱: AD7457BRTZ-REEL7DKR
AD7457
Rev. A | Page 14 of 20
In applications with a slow SCLK, it is possible to read in data
on each SCLK rising edge. In this case, the first falling edge of
SCLK after the CS rising edge clocks out the second leading
zero and can be read in on the following rising edge. If the first
SCLK edge after the CS rising edge is a falling edge, the first
leading zero that was clocked out when CS went high is missed,
unless it was not read on the first SCLK falling edge. The fif-
teenth falling edge of SCLK clocks out the last bit of data, which
can be read in by the following rising SCLK edge.
POWER CONSUMPTION
The AD7457 automatically enters power-down at the end of
each conversion. When in the power-down mode, all analog
circuitry is powered down and the current consumption is 1 A.
To achieve the specified power consumption (which is the
lowest), there are a few things the user should keep in mind.
The conversion time of the device is determined by the serial
clock frequency. The faster the SCLK frequency, the shorter the
conversion time. Therefore, as the clock frequency used is
increased, the ADC is dissipating power for a shorter period of
time (during conversion) and it remains in power-down for a
longer percentage of the cycle time or throughput rate. This
can be seen in Figure 23, which shows typical IDD vs. SCLK
frequency for VDD of 3 V and 5 V, when operating the device at
the maximum throughput of 100 kSPS.
SCLK Frequency (MHz)
I DD
(mA)
2.5
2.0
1.0
1.5
0.5
0
02
8
6
410
VDD = 3V
VDD = 5V
03157-0-023
TA = 25°C
Figure 23. IDD vs. SCLK Frequency for VDD = 3 V and 5 V
when Operating at 100 kSPS
Figure 24 shows typical power consumption vs. throughput rate
for the maximum SCLK frequency of 10 MHz. In this case, the
conversion time is the same for all throughputs, because the
SCLK frequency is fixed. As the throughput rate decreases, the
average power consumption decreases, because the ADC spends
more time in power-down.
020
THROUGHPUT (kSPS)
POWER
(
m
W)
VDD = 3V
VDD = 5V
03157-0-024
40
60
80
100
0
2.5
2.0
1.5
1.0
0.5
TA = 25°C
Figure 24. Power vs. Throughput Rate for SCLK = 10 MHz for VDD = 3 V and 5 V
MICROPROCESSOR INTERFACING
The serial interface of the AD7457 allows the part to be con-
nected to a range of different microprocessors. This section
explains how to interface the AD7457 with the ADSP-218x
serial interface.
AD7457 to ADSP-218x
The ADSP-218x family of DSPs can be interfaced directly to the
AD7457 without any glue logic. The serial clock for the ADC is
provided by the DSP. SDATA from the ADC is connected to the
data receive (DR) input of the serial port and CS can be con-
trolled by a flag (FL0). The connection diagram is shown in
SCLK
SDATA
CS
SCLK
DR0
RFS
FL0
1ADDITIONAL PINS OMITTED FOR CLARITY.
SPORT0
SPORT1
AD74571
ADSP-21xx1
03157-0-025
Figure 25. AD7457 to ADSP-218x
SPORT0 must be enabled to receive the conversion data and to
provide the SCLK, while SPORT1 must be configured for flags
and so on.
相關(guān)PDF資料
PDF描述
AD7467BRTZ-REEL IC ADC 10BIT 1.6V MCRPWR SOT23-6
AD7472ARU-REEL IC ADC 12BIT PARALLEL 24-TSSOP
AD7476ABRM IC ADC 12BIT 2.35V 1MSPS 8-MSOP
AD7478ARTZ-REEL IC ADC 8BIT 1MSPS SOT23-6
AD7482ASTZ IC ADC 12BIT SAR 3MSPS 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD745AN 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise, High Speed, BiFET Op Amp
AD745AQ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD745AR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Operational Amplifier
AD745BQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD745JN 制造商:Rochester Electronics LLC 功能描述:ULTRA-LOW NOISE OP-AMP IC - Bulk 制造商:Analog Devices 功能描述: