- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10543 > AD7451ARMZ (Analog Devices Inc)IC ADC 12BIT DIFF 1MSPS 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7451ARMZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/25頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT DIFF 1MSPS 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 9.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，單極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
AD7441/AD7451
Rev. D | Page 21 of 24
AD7441/AD7451 to DSP56xxx
The timer registers, for example, are loaded with a value that
provides an interrupt at the required sample interval. When an
interrupt is received, a value is transmitted with TFS/DT (ADC
control word). The TFS is used to control the RFS and, there-
fore, the reading of data. The frequency of the serial clock is set
in the SCLKDIV register. When the instruction to transmit with
TFS is given, that is, AX0 = TX0, the state of the SCLK is checked.
The DSP waits until the SCLK has gone high, low, and high
before starting transmission. If the timer and SCLK values are
chosen such that the instruction to transmit occurs on or near
the rising edge of SCLK, then the data can either be transmitted
or wait until the next clock edge.
The connection diagram in Figure 35 shows how the AD7441/
AD7451 can be connected to the SSI (synchronous serial interface)
of the DSP56xxx family of DSPs from Motorola. The SSI is
operated in synchronous mode (SYN bit in CRB = 1) with
internally generated 1-bit clock period frame sync for both Tx
and Rx (Bit FSL1 = 1 and Bit FSL0 = 0 in CRB). Set the word
length to 16 by setting Bit WL1 = 1 and Bit WL0 = 0 in CRA. To
implement the power-down mode on the AD7441/AD7451, the
word length can be changed to eight bits by setting B it WL1 = 0
and Bit WL0 = 0 in CRA. Note that for signal processing applica-
tions, the frame synchronization signal from the DSP56xxx must
provide equidistant sampling.
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value of 3,
an SCLK of 2 MHz is obtained and eight master clock periods
elapse for every one SCLK period. If the timer registers are
loaded with the value 803, 100.5 SCLKs occur between inter-
rupts and subsequently between transmit instructions. This
situation results in nonequidistant sampling, because the
transmit instruction occurs on an SCLK edge. If the number
of SCLKs between interrupts is a whole integer figure of N,
equidistant sampling is implemented by the DSP.
AD7441/
AD7451*
DSP56xxx*
SCLK
SRD
SR2
SCLK
SDATA
CS
*ADDITIONAL PINS REMOVED FOR CLARITY.
03
15
3-
0
35
Figure 35. Interfacing to the DSP56xxx
AD7441/AD7451 to TMS320C5x/C54x
The serial interface on the TMS320C5x/C54x uses a continuous
serial clock and frame synchronization signals to synchronize
the data transfer operations with peripheral devices such as the
AD7441/AD7451. The CS input allows easy interfacing between
the TMS320C5x/C54x and the AD7441/AD7451 without any
glue logic required. The serial port of the TMS320C5x/C54x is
set up to operate in burst mode with internal CLKx (Tx serial
clock) and FSx (Tx frame sync). The serial port control register
(SPC) must have the following setup: FO = 0, FSM = 1, MCM = 1,
and TXM = 1. The format bit, FO, can be set to 1 to set the word
length to eight bits in order to implement the power-down
mode on the AD7441/AD7451. The connection diagram is
shown in
. Note that for signal processing applications,
the frame synchronization signal from the TMS320C5x/ C54x
must provide equidistant sampling.
AD7441/
AD7451*
TMS320C5x/
C54x*
CLKx
DR
FSx
FSR
SCLK
SDATA
CS
CLKR
*ADDITIONAL PINS REMOVED FOR CLARITY.
03
15
3-
0
34
Figure 34. Interfacing to the TMS320C5x/C54x
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7705BNZ | IC ADC 16BIT 2CH 16-DIP |
| VE-J4N-MW-F4 | CONVERTER MOD DC/DC 18.5V 100W |
| AD7887BRZ | IC ADC 12BIT 2CHAN SRL 8SOIC |
| PT06A-8-3S | CONN PLUG 3 POS STRAIGHT W/SCKT |
| VE-J4N-MW-F3 | CONVERTER MOD DC/DC 18.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7451ART-R2 | 功能描述:IC ADC 12BIT W/DIFF INP SOT-23-8 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7451ART-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOT-23 T/R 制造商:Rochester Electronics LLC 功能描述: |
| AD7451ARTZ-REEL7 | 功能描述:IC ADC 12BIT DIFF 1MSPS SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7451BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP 制造商:Analog Devices 功能描述:12BIT SAR ADC DIFF I/P SMD 7451 |
| AD7451BRM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。