參數(shù)資料
型號: AD73360ASUZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 9/35頁
文件大?。?/td> 0K
描述: IC ANALOG FRONT END 6CH 44-TQFP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 16
通道數(shù): 6
功率(瓦特): 80mW
電壓 - 電源,模擬: 2.7 V ~ 3.3 V
電壓 - 電源,數(shù)字: 2.7 V ~ 3.3 V
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 帶卷 (TR)
REV. A
AD73360
–17–
Table XIII. Control Register G Description
76543210
SEEN
RMOD
CH6
CH5
CH4
CH3
CH2
CH1
Bit Name
Description
0
CH1
Channel 1 Select
1
CH2
Channel 2 Select
2
CH3
Channel 3 Select
3
CH4
Channel 4 Select
4
CH5
Channel 5 Select
5
CH6
Channel 6 Select
6
RMOD
Reset Analog Modulator
7
SEEN
Enable Single-Ended Input Mode
Table XIV. Control Register H Description
76543210
INV
TME
CH6
CH5
CH4
CH3
CH2
CH1
Bit Name
Description
0
CH1
Channel 1 Select
1
CH2
Channel 2 Select
2
CH3
Channel 3 Select
3
CH4
Channel 4 Select
4
CH5
Channel 5 Select
5
CH6
Channel 6 Select
6
TME
Test Mode Enable
7
INV
Enable Invert Channel Mode
CONTROL REGISTER G
CONTROL REGISTER H
REGISTER BIT DESCRIPTIONS
Control Register A
CRA:0
Data/Program Mode. This bit controls the operating mode of the AD73360. If CRA:1 is 0, then a 0 in this bit
places the part in Program Mode. If CRA:1 is 0, then a 1 in this bit places the part in Data Mode.
CRA:1
Mixed Mode. If this bit is a 0, then the operating mode is determined by CRA:0. If this bit is a 1, then the
part operates in Mixed Mode.
CRA:2
Reserved. This bit is reserved and should be programmed to 0 to ensure correct operation.
CRA:3
SPORT Loop Back. This is a diagnostic mode. This bit should be set to 0 to ensure correct operation.
CRA:4–6
Device Count Bits. These bits tell the AD73360 how many devices are used in a cascade. All devices in the
cascade should be programmed to the same value ensure correct operation. See Table XVIII.
CRA:7
Reset. Writing a 1 to this bit will initiate a software reset of the AD73360.
Control Register B
CRB:0–1
Decimation Rate. These bits are used to set the decimation of the AD73360. See Table VII.
CRB:2–3
Serial Clock Divider. These bits are used to set the serial clock frequency. See Table VI.
CRB:4–6
Master Clock Divider. These bits are used to set the Master Clock Divider ratio. See Table V.
CRB:7
Control Echo Enable. Setting this bit to a 1 will cause the AD73360 to write out any control words it receives.
This is used as a diagnostic mode. This bit should be set to 0 for correct operation in Mixed Mode or Data Mode.
相關(guān)PDF資料
PDF描述
AD73360LARZ-REEL7 IC PROCESSOR FRONTEND 6CH 28SOIC
MAX965EUA+ IC COMPARATOR R-R 8-UMAX
MAX966ESA+ IC COMPARATOR R-R 8-SOIC
VE-JN4-MY-F1 CONVERTER MOD DC/DC 48V 50W
MAX965ESA+ IC COMPARATOR R-R 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73360EZEVAL 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A
AD73360EZ-EVAL 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A
AD73360L 制造商:AD 制造商全稱:Analog Devices 功能描述:Six-Input Channel Analog Front End
AD73360LAR 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC
AD73360LAR-REEL 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel