- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10745 > AD73322LARZ (Analog Devices Inc)IC ANALOG FRONT END DUAL 28-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD73322LARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANALOG FRONT END DUAL 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 73mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.5 V |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD73322L
Rev. A | Page 40 of 48
DAC TIMING CONTROL EXAMPLE
The AD73322L’s DAC is loaded from the DAC register contents
just before the ADC register contents are loaded to the serial
register (SDOFS going high). This default DAC load position
can be advanced in time to occur earlier with respect to the
SDOFS going high. Figure 50 shows an example of the ADC
unload and DAC load sequence. At time t1, the SDOFS is raised
to indicate that a new ADC word is ready. Following the
SDOFS pulse, 16 bits of ADC data are clocked out on SDO in
the subsequent 16 SCLK cycles, finishing at time t2 where the
DSP’s SPORT has received the 16-bit word. The DSP may
process this information and generate a DAC word to be sent to
the AD73322L. Time t3 marks the beginning of the sequence of
sending the DAC word to the AD73322L. This sequence ends at
time t4, where the DAC register is updated from the 16 bits in
the AD73322L’s serial register. However, the DAC is not
updated from the DAC register until time t5, which may not be
accept-able in certain applications. In order to reduce this delay
and load the DAC at time t6, the DAC advance register can be
programmed with a suitable setting corresponding to the
required time advance (refer to Table 15 for details of DAC
timing control settings).
SE
SCLK
SDOFS
SDO
SDIFS
DATA REGISTER
UPDATE
DAC LOAD
FROM DAC REGISTER
t1
t2
t3
t4 t6
t5
ADC WORD
SDI
DAC WORD
00691-048
Figure 48. DAC Timing Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX934CSE+ | IC COMPARATOR QUAD W/REF 16-SOIC |
| VI-23X-CV-B1 | CONVERTER MOD DC/DC 5.2V 150W |
| AD7730LBRUZ-REEL7 | IC ADC TRANSDUCER BRIDGE 24TSSOP |
| MAX9050BEUK+T | IC COMPARATOR SGL SOT23-5 |
| VI-23W-IW | CONVERTER MOD DC/DC 5.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73322LARZ-REEL | 制造商:Analog Devices 功能描述:DUAL-CHANNEL, 3 V FRONT-END PROCESSOR FOR GENERAL PURPOSE - Tape and Reel |
| AD73322LAST | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD73322LAST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
| AD73322LASTZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD73322LYR | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Bulk 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。