VDD C2 R1 VIN
參數(shù)資料
型號(hào)： AD7327BRUZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 11/37頁(yè)
文件大小： 0K
描述： IC ADC 12BIT+ SAR 8CHAN 20TSSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 12
采樣率（每秒）： 500k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 17mW
電壓電源： 雙 ±
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 20-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 20-TSSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 8 個(gè)單端，單極；8 個(gè)單端，雙極；4 個(gè)差分，單極；4 個(gè)差分，雙極
配用： EVAL-AD7327CBZ-ND - BOARD EVALUATION FOR AD7327
AD7327
Rev. B | Page 18 of 36
D
VDD
C2
R1
VIN+
VSS
C1
D
VDD
C2
R1
VIN–
VSS
C1
054
01-
024
Figure 30. Equivalent Analog Input Circuit (Differential)
Care should be taken to ensure that the analog input does not
exceed the VDD and VSS supply rails by more than 300 mV.
Exceeding this value causes the diodes to become forward
biased and to start conducting into either the VDD supply rail or
VSS supply rail. These diodes can conduct up to 10 mA without
causing irreversible damage to the part.
In Figure 29 and Figure 30, Capacitor C1 is typically 4 pF and
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of the input
multiplexer and the track-and-hold switch. Capacitor C2 is the
sampling capacitor; its capacitance varies depending on the
analog input range selected (see the Specifications section).
Track-and-Hold Section
The track-and-hold on the analog input of the AD7327 allows
the ADC to accurately convert an input sine wave of full-scale
amplitude to 13-bit accuracy. The input bandwidth of the track-
and-hold is greater than the Nyquist rate of the ADC. The
AD7327 can handle frequencies up to 22 MHz.
The track-and-hold enters its tracking mode on the 14th SCLK
rising edge after the CS falling edge. The time required to
acquire an input signal depends on how quickly the sampling
capacitor is charged. With 0 source impedance, 305 ns is sufficient
to acquire the signal to the 13-bit level. The acquisition time
required is calculated using the following formula:
tACQ = 10 × ((RSOURCE + R) × C)
where C is the sampling capacitance, and R is the resistance
seen by the track-and-hold amplifier looking back on the input.
For the AD7327, the value of R includes the on resistance of the
input multiplexer and is typically 300 Ω. RSOURCE should include
any extra source impedance on the analog input.
The AD7327 enters track on the 14th SCLK rising edge. When
running the AD7327 at a throughput rate of 500 kSPS with a
10 MHz SCLK signal, the ADC has approximately
1.5 SCLK + t8 + tQUIET
to acquire the analog input signal. The ADC goes back into
hold mode on the CS falling edge.
As the VDD/VSS supply voltage is reduced, the on resistance of
the input multiplexer increases. Therefore, based on the equation
for tACQ, it is necessary to increase the amount of acquisition time
provided to the AD7327, and, therefore, decrease the overall
throughput rate. Figure 31 shows that as the VDD and VSS supplies
are reduced, the specified THD performance degrades slightly.
If the throughput rate is reduced when operating with the
minimum VDD and VSS supplies, the specified THD performance
is maintained.
519
±VDD/VSS SUPPLIES (V)
TH
D
(
dB
)
7
9
11
13
15
17
0
5401-
051
–95
–75
–80
–85
–90
500kSPS
VCC =VDRIVE =5V
INTERNAL REFERENCE
TA =25°C
FIN =10kHz
±5V RANGE
SE MODE
Figure 31. THD vs. ±VDD/VSS Supply Voltage at 500 kSPS
Unlike other bipolar ADCs, the AD7327 does not have a
resistive analog input structure. On the AD7327, the bipolar
analog signal is sampled directly onto the sampling capacitor.
This gives the AD7327 high analog input impedance. An
approximation for the analog input impedance can be
calculated from the following formula:
Z = 1/(fS × CS)
where fS is the sampling frequency, and CS is the sampling
capacitor value.
CS depends on the analog input range chosen (see the
Specifications section). When operating at 500 kSPS, the analog
input impedance is typically 145 kΩ for the ±10 V range. As the
sampling frequency is reduced, the analog input impedance
further increases. As the analog input impedance increases, the
current required to drive the analog input, therefore, decreases.
相關(guān)PDF資料
PDF描述
AD7328BRUZ-REEL IC ADC 12BIT+SAR 8CHAN 20-TSSOP
AD7329BRUZ-REEL7 IC ADC 12BIT+SAR 8CHAN 24-TSSOP
AD73311ARSZ IC ANALOG FRONT END 20-SSOP
AD73322LARUZ-REEL IC PROCESSOR FRONTEND DL 28TSSOP
AD73322LYRZ IC ANALOG FRONT END DUAL 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7328 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
AD7328BRUZ 功能描述:IC ADC 12BIT+ SAR 8CHAN 20TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
AD7328BRUZ 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD7328BRUZ-REEL 功能描述:IC ADC 12BIT+SAR 8CHAN 20-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7328BRUZ-REEL7 功能描述:IC ADC 12BIT+ SAR 8CHAN 20TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:iCMOS® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*