參數(shù)資料
型號: AD7322BRUZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 25/37頁
文件大小: 0K
描述: IC ADC 12BIT+ SAR 2CHAN 14TSSOP
標準包裝: 1,000
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉換器數(shù)目: 1
功率耗散(最大): 30mW
電壓電源: 雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 14-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 14-TSSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個單端,單極;2 個單端,雙極;1 個差分,單極;1 個差分,雙極
配用: EVAL-AD7322CBZ-ND - BOARD EVALUATION FOR AD7322
AD7322
Data Sheet
Rev. B | Page 30 of 36
SERIAL INTERFACE
Figure 50 shows the timing diagram for the serial interface of
the AD7322. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7322 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. Then the analog
input signal is sampled. Once the conversion is initiated, it
requires 16 SCLK cycles to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK cycles
have elapsed, the conversion is terminated, and the DOUT line
returns to three-state. Depending on where the CS signal is brought
high, the addressed register may be updated.
Data is clocked into the AD7322 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is addressed. The control register is a 12-bit register. If the
control register is addressed by the three MSBs, the data on the
DIN line is loaded into the control on the 15th SCLK rising edge.
If the range register is addressed, the data on the DIN line is
loaded into the addressed register on the 11th SCLK falling edge.
Conversion data is clocked out of the AD7322 on each SCLK
falling edge. Data on the DOUT line consists of two leading
zero bits, a channel identifier bit, a sign bit, and a 12-bit
conversion result. The channel identifier bit is used to indicate
which channel corresponds to the conversion result. The first
leading zero bit is clocked out on the CS falling edge, and the
second zero bit is clocked out on the first SCLK falling edge.
ZERO
1
2
3
4
5
13
14
15
16
WRITE
ZERO
REG
SEL
LSB
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ZERO
IDENTIFICATION BIT
04863-
036
DON’T
CARE
Figure 50. Serial Interface Timing Diagram (Control Register Write)
相關PDF資料
PDF描述
AD7323BRUZ-REEL7 IC ADC 12BIT+ SAR 4CHAN 16TSSOP
AD7324BRUZ-REEL IC ADC 12BIT+SAR 4CHAN 16-TSSOP
AD7327BRUZ-REEL7 IC ADC 12BIT+ SAR 8CHAN 20TSSOP
AD7328BRUZ-REEL IC ADC 12BIT+SAR 8CHAN 20-TSSOP
AD7329BRUZ-REEL7 IC ADC 12BIT+SAR 8CHAN 24-TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD7322LYRU 制造商:Analog Devices 功能描述:
AD7323 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
AD7323BRUZ 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7323BRUZ-REEL 功能描述:IC ADC 12BIT+SAR 4CHAN 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7323BRUZ-REEL7 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極