- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223307 > AD7322BRU (Atmel Corp.) Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC PDF資料下載
參數(shù)資料
| 型號： | AD7322BRU |
| 廠商： | Atmel Corp. |
| 英文描述： | Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC |
| 中文描述： | 軟件可選真雙極性輸入，2通道，12位ADC的加號 |
| 文件頁數(shù)： | 2/18頁 |
| 文件大小： | 901K |
| 代理商： | AD7322BRU |
AD7322
Preliminary Technical Data
When the ADC starts a conversion (
), SW2 will open
and SW1 will move to position B, causing the comparator to
become unbalanced. The control logic and the charge
redistribution DAC is used to add and subtract fixed amounts
of charge from the sampling capacitor arrays to bring the
comparator back into a balanced condition. When the
comparator is rebalanced, the conversion is complete. The
Control Logic generates the ADC output code.
Figure 5. ADC Conversion Phase(Single Ended)
Vin0
AGND
CONTROL
LOGIC
CAPACITIVE
DAC
SW2
SW1
CS
A
B
COMPARATOR
Figure 6. ADC Differential Configuration during Acquisition Phase
Vin+
VREF
CONTROL
LOGIC
CAPACITIVE
DAC
SW3
SW1
CS
A
B
COMPARATOR
CAPACITIVE
DAC
SW2
CS
A
B
Vin-
shows the differential configuration during the
Acquisition phase. For the Conversion Phase, SW3 will open,
SW1 and SW2 will move to position B, see
. The output
impedances of the source driving the Vin+ and Vin- pins must
be matched; otherwise the two inputs will have different settling
times, resulting in errors.
Figure 7. ADC Differential Configuration during Conversion Phase
Vin+
VREF
CONTROL
LOGIC
CAPACITIVE
DAC
SW3
SW1
CS
A
B
COMPARATOR
CAPACITIVE
DAC
SW2
CS
A
B
Vin-
Output Coding
The AD7322 default output coding is set to two’s complement.
The output coding is controlled by the Coding bit in the
Control Register. To change the output coding to Straight
Binary Coding the Coding bit in the Control Register must be
set. When operating in Sequence mode the output coding for
each channel in the sequence will be the value written to the
coding bit during the last write to the Control Register.
Transfer Functions
The designed code transitions occur at successive integer LSB
values (i.e., 1 LSB, 2 LSB, and so on). The LSB size is dependant
on the Analog input Range selected.
Table 6. LSB sizes for each Analog Input Range
Input Range
Full Scale Range/4096
LSB Size
±10V
20V/4096
4.882 mV
±5V
10V/4096
2.441 mV
±2.5V
5V/4096
1.22 mV
0 to 10V
10V/4096
2.441 mV
The ideal transfer characteristic for the AD7322 when Twos
Complement coding is selected is shown in
, and the
ideal transfer characteristic for the AD7322 when Straight
Binary coding is selected is shown in
Figure 8. Twos Complement Transfer Characteristic (Bipolar Ranges)
Figure 9. Straight Binary Transfer Characteristic (Bipolar Ranges)
000...000
-FSR/2 + 1LSB
A
D
C
CODE
ANALOG INPUT
011...111
100...001
100...010
011...110
000...001
111...111
+FSR/2 - 1LSB
100...000
VREF - 1LSB
000...000
-FSR/2
A
DC
CODE
ANALOG INPUT
111...111
000...001
000...010
111...110
111...000
011...111
1LSB
FSR/2 -1LSB
ANALOG INPUT
The analog inputs of the AD7322 may be configured as Single-
Ended, True differential or Pseudo Differential via the Control
Register Mode Bits as shown in
of the Register Section.
The AD7322 can accept True bipolar input signals. On power
up the Analog inputs will operate as 2 Single-Ended Analog
Input Channels. If True Differential or Pseudo Differential is
required, a write to the Control register is necessary to change
this configuration after power up.
Figure 10 shows the equivalent Analog input circuit of the
AD7322 in Single-Ended Mode.
shows the equivalent
Analog input structure in Differential mode. The Two Diodes
provide ESD protection for the Analog Inputs.
Rev. PrE | Page 10 of 18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7858ARZ | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| AD8185ARU-REEL | TRIPLE 2-CHANNEL, VIDEO MULTIPLEXER, PDSO24 |
| AD8617ACPZ-R2 | DUAL OP-AMP, 2200 uV OFFSET-MAX, 0.35 MHz BAND WIDTH, PDSO8 |
| AD8617ACPZ-R7 | DUAL OP-AMP, 2200 uV OFFSET-MAX, 0.35 MHz BAND WIDTH, PDSO8 |
| AD8617ACPZ-RL | DUAL OP-AMP, 2200 uV OFFSET-MAX, 0.35 MHz BAND WIDTH, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7322BRUZ | 功能描述:IC ADC 12BIT+ SAR 2CHAN 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7322BRUZ-REEL | 功能描述:IC ADC 12BIT+SAR 2CHAN 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7322BRUZ-REEL7 | 功能描述:IC ADC 12BIT+ SAR 2CHAN 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7322LYRU | 制造商:Analog Devices 功能描述: |
| AD7323 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。