- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7302BRUZ (ANALOG DEVICES INC) 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7302BRUZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| 中文描述： | PARALLEL, 8 BITS INPUT LOADING, 1.2 us SETTLING TIME, 8-BIT DAC, PDSO20 |
| 封裝： | TSSOP-20 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 292K |
| 代理商： | AD7302BRUZ |
AD7302
–12–
REV. 0
MICROPROCESSOR INTERFACING
AD7302–ADSP-2101/ADSP-2103 Interface
Figure 29 shows an interface between the AD7302 and the
ADSP-2101/ADSP-2103. The fast interface timing associated
with the AD7302 allows easy interface to the ADSP-2101/
ADSP-2103.
ADDR
DECODE
DATA BUS
ADDRESS BUS
CS
DB0
DB7
AD7302*
A/B
DMA0
DMA14
WR
EN
DMD0
DMD15
ADSP-2101*/
ADSP-2103*
WR
DMS
A**
A+1**
**ADDITIONAL CIRCUITRY OMITTED FOR CLARITY.
**A DECODED ADDRESS FOR DAC A.
**A+1 DECODED ADDRESS FOR DAC B.
LDAC
Figure 29. AD7302–ADSP-2101/ADSP-2103 Interface
Two addresses are decoded to select loading data to either
DAC A or DAC B.
LDAC is permanently tied low in this
circuit, so the selected DAC output is updated on the rising
edge of the
WR signal.
Data is loaded to the AD7302 input register using the following
ADSP-21xx instruction:
DM (DAC) = MR0
MR0 = ADSP-21xx MR0 Register.
DAC = Decoded DAC Address.
AD7302–TMS32020 Interface
Figure 30 shows an interface between the AD7302 and the
TMS32020. The address decoder is used to decode the
addresses for DAC A and DAC B. Data is loaded to the
AD7302 using the following instruction:
OUT DAC, D
DAC = Decoded DAC Address.
D = Data Memory Address.
ADDR
DECODE
DATA BUS
ADDRESS BUS
CS
DB0
DB7
AD7302*
A/B
A0
A15
STRB
EN
DMD0
DMD15
TMS32020
WR
IS
A**
A+1**
**ADDITIONAL CIRCUITRY OMITTED FOR CLARITY.
**A DECODED ADDRESS FOR DAC A.
**A+1 DECODED ADDRESS FOR DAC B.
LDAC
R/
W
Figure 30. AD7302–TMS32020 Interface
In the circuit shown the
LDAC is hardwired low, thus the
selected DAC output is updated on the rising edge of
WR.
Some applications may require simultaneous updating of both
DACs in the AD7302. In this case the
LDAC signal can be
driven from an external timer or can be controlled by the
microprocessor. One option for simultaneous updating is to
decode the
LDAC from the address bus so that a write opera-
tion at this address will simultaneously update both DAC
outputs. A simple OR gate with one input driven from the
decoded address and the second input from the
WR signal will
implement this function.
AD7302–8051/8088 Interface
Figure 31 shows a serial interface between the AD7302 and the
8051/8088 processors. The address decoder is used to decode
the addresses for DAC A and DAC B.
ADDR
DECODE
ADDRESS/DATA BUS
ADDRESS BUS
DB0
DB7
AD7302*
/B
A8
A15
AD0
AD7
8051/8088
OR
A**
A+1**
**ADDITIONAL CIRCUITRY OMITTED FOR CLARITY.
**A DECODED ADDRESS FOR DAC A.
**A+1 DECODED ADDRESS FOR DAC B.
ALE
OCTAL
LATCH
Figure 31. AD7302–8051//8088 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7302BRZ | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| AD7303BNZ | +2.7 V to +5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC |
| AD7306JR-REEL | LINE TRANSCEIVER, PDSO24 |
| AD7306AR-REEL | LINE TRANSCEIVER, PDSO24 |
| AD7357WYRUZ-RL | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7302BRUZ | 制造商:Analog Devices 功能描述:IC 8-BIT DAC |
| AD7302BRUZ-REEL | 功能描述:IC DAC 8BIT DUAL R-R 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD7302BRUZ-REEL7 | 功能描述:IC DAC 8BIT DUAL R-R 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD7302BRZ | 功能描述:IC DAC 8BIT DUAL R-R 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD7302BRZ | 制造商:Analog Devices 功能描述:8BIT DAC PARALLEL 2.7~5.5V 20SOIC 制造商:Analog Devices 功能描述:8BIT DAC, PARALLEL, 2.7~5.5V, 20SOIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。