- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1891 > AD723ARUZ-REEL7 (Analog Devices Inc)IC ENCODER RGB-NTSC/PAL 28-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD723ARUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER RGB-NTSC/PAL 28-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類(lèi)型： | 視頻編碼器 |
| 應(yīng)用： | 照相機(jī)，互聯(lián)網(wǎng)設(shè)備，機(jī)頂盒 |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.5 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
REV. 0
AD723
–19–
HSYNC
VSYNC
CSYNC
Figure 14. Sync Logic Levels (Equalization and Serration Pulses Not Shown)
SYNCHRONIZING SIGNALS
The AD723 requires explicit horizontal and vertical synchroniz-
ing signals for proper operation. This information cannot and
should not be incorporated in any of the RGB signals. However,
the synchronizing information can be provided as either separate
horizontal (HSYNC) and vertical (VSYNC) signals or as a single
composite sync (CSYNC) signal.
Internally the AD723 requires a composite sync logic signal that
is mostly high and goes low during horizontal sync time. The
vertical interval will have an inverted duty cycle from this. This
signal should occur at the output of an on-chip XNOR gate on
the AD723 whose two inputs are HSYNC (Pin 15) and VSYNC
(Pin 16). There are several options for meeting these conditions.
The first is to have separate signals for HSYNC and VSYNC.
Each should be mostly low and then high-going during their
respective time of assertion. This is the convention used by RGB
monitors for most PCs. The proper composite sync signal will
be produced by the on-chip XNOR gate when using these inputs.
If a composite sync signal is already available, it can be input
into HSYNC (Pin 15), while VSYNC (Pin 16) can be used to
change the polarity. (In actuality, HSYNC and VSYNC are
interchangeable since they are symmetric inputs to a two-
input gate).
If the composite sync input is mostly high and then low going
for active HSYNC time (and inverted duty cycle during VSYNC),
then it is already of the proper polarity. Pulling VSYNC high,
while inputting the composite sync signal to HSYNC will pass
this signal though the XNOR gate without inversion.
On the other hand, if the composite sync signal is the opposite
polarity as described above, pulling VSYNC low will cause the
XNOR gate to invert the signal. This will make it the proper
polarity for use inside the AD723. These logic conditions are
illustrated in Figure 14.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7247BQ | IC DAC 12BIT W/AMP W/BUFF 24CDIP |
| AD724JR | IC ENCODER RGB TO NTSC 16-SOIC |
| AD725ARZ-R7 | IC ENCODER RGB TO NTSC 16-SOIC |
| AD7294BCPZRL | IC ADC 12BIT I2C/SRL 1M 56LFCSP |
| AD7306AN | IC TXRX RS-232 RS-422 24-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD723-EVAL | 制造商:Analog Devices 功能描述:AD723 EVALUATION BOARD - Bulk |
| AD723WARUZ-RL7 | 功能描述:RGB to NTSC/PAL Encoder IC Video 28-TSSOP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類(lèi)型:RGB 轉(zhuǎn) NTSC/PAL 編碼器 應(yīng)用:視頻 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.7 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:28-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:28-TSSOP 標(biāo)準(zhǔn)包裝:1 |
| AD724 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:RGB to NTSC/PAL Encoder |
| AD724-00 | 制造商:RHOPOINT 制造商全稱(chēng):RHOPOINT COMPONENTS 功能描述:GMR Digital Sensor Evaluation Kit |
| AD724-00E | 功能描述:SENS MAG SW 28G CROS AXIS 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開(kāi)關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘，±1.4mT 釋放 測(cè)試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類(lèi)型:開(kāi)路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。