- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7171BCPZ-REEL7 (Analog Devices Inc)IC ADC 16BIT SER 125HZ 10LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7171BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SER 125HZ 10LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 125 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 10-LFCSP-WD（3x3） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
AD7171
Data Sheet
Rev. A | Page 10 of 16
ADC CIRCUIT INFORMATION
OVERVIEW
The AD7171 is a low power ADC that incorporates a precision
16-bit Σ-Δ modulator and an on-chip digital filter intended for
measuring wide dynamic range, low frequency signals. The
device has an internal clock and one differential input. It
operates with an output data rate of 125 Hz and has a gain of 1.
A 2-wire interface simplifies data retrieval from the AD7171.
FILTER, DATA RATE, AND SETTLING TIME
The AD7171 uses a sinc3 filter. The output data rate is set to
125 Hz; thus, valid conversions are available every 1/125 = 8 ms.
If a reset occurs, then the user must allow the complete settling
time for the first conversion after the reset. The settling time is
equal to 24 ms. Subsequent conversions are available at 125 Hz.
When a step change occurs on the analog input, the AD7171
requires several conversion cycles to generate a valid conversion.
If the step change occurs synchronous to the conversion period,
then the settling time of the AD7171 must be allowed to generate
a valid conversion. If the step change occurs asynchronous to
the end of a conversion, then an extra conversion must be allowed
to generate a valid conversion. The data register is updated with
all the conversions but, for an accurate result, the user must
allow the required time.
Figure 12 shows the filter response of the filter. The only external
filtering required on the analog inputs is a simple R-C filter to
provide rejection at multiples of the master clock. See Table 7
for suitable external R-C combinations.
0
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0750
625
500
375
250
125
FI
LT
E
R
G
A
IN
(d
B
)
INPUT SIGNAL FREQUENCY (Hz)
08
417
-011
Figure 12. Filter Response
GAIN
The AD7171 has a gain of 1. The acceptable analog input range
is +VREF. Therefore, with VREF = 5 V, the input range is +5 V.
POWER-DOWN/RESET(PDRST)
The PDRST pin functions as a power-down pin and a reset pin.
When PDRST is taken low, the AD7171 is powered down. The
entire ADC is powered down (including the on-chip clock), and
the DOUT/RDY pin is tristated. The circuitry and serial interface
are also reset. This resets the logic, the digital filter, and the analog
modulator. PDRST must be held low for 100 ns minimum to
initiate the reset function (see Figure 4).
When PDRST is taken high, the AD7171 is taken out of power-
down mode. When the on-chip clock has powered up (1 ms,
typically), the modulator then begins sampling the analog input.
The DOUT/RDY pin becomes active, going high until a valid
conversion is available. A reset is automatically performed on
power-up.
ANALOG INPUT CHANNEL
The AD7171 has one differential analog input channel that is
connected to the modulator; that is, the input is unbuffered.
Note that this unbuffered input path provides a dynamic load to
the driving source. Therefore, resistor/capacitor combinations on
the input pins can cause dc gain errors, depending on the output
impedance of the source that is driving the ADC input. Table 7
shows the allowable external resistance/capacitance values such
that no gain error at the 16-bit level is introduced.
Table 7. External R-C Combination for No Gain Error
C (pF)
R (Ω)
50
9 k
100
6 k
500
1.5 k
1000
900
5000
200
The absolute input voltage range is restricted to a range between
GND 30 mV and VDD + 30 mV. Care must be taken in setting
up the common-mode voltage to avoid exceeding these limits.
Otherwise, there is degradation in linearity and noise performance.
BIPOLAR CONFIGURATION
The AD7171 accepts a bipolar input range. A bipolar input
range does not imply that the part can tolerate negative voltages
with respect to system GND. Signals on the AIN(+) input are
referenced to the voltage on the AIN() input. For example, if
AIN() is 2.5 V, the analog input range on the AIN(+) input is
0 V to 5 V when a 2.5 V reference is used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7190BRUZ-REEL | IC ADC 2CH 24BIT W/PGA 24TSSOP |
| AD7191BRUZ | IC ADC 2CH 24B SD 24TSSOP |
| AD7192BRUZ | IC ADC 24BIT 2CH W/PGA 24-TSSOP |
| AD7193BCPZ | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7172-2BRUZ | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:62 |
| AD7172-2BRUZ-RL | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:2,500 |
| AD7172-2BRUZ-RL7 | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:1,000 |
| AD7172-4BCPZ | 功能描述:24 Bit Analog to Digital Converter 4, 8 Input 1 Sigma-Delta 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):4，8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| AD7172-4BCPZ-RL | 功能描述:24 Bit Analog to Digital Converter 4, 8 Input 1 Sigma-Delta 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):4，8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:5,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。