- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1891 > AD7156BCPZ-REEL (Analog Devices Inc)IC CDC 2CH 12BIT 1.8V 10-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7156BCPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CDC 2CH 12BIT 1.8V 10-LFCSP |
| 標準包裝： | 5,000 |
| 類型： | 電容數(shù)字轉(zhuǎn)換器 |
| 分辨率（位）： | 12 b |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 單電源 |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 10-LFCSP-WD（3x3） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁
AD7156
Rev. 0 | Page 5 of 28
TIMING SPECIFICATIONS
VDD = 1.8 V to 3.6 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = VDD, temperature range = 40°C to +85°C, unless otherwise noted.
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CONVERTER
Conversion Time1
20
ms
Both channels, 10 ms per channel.
Wake-Up Time from Power-Down Mode2, 3
0.3
ms
Power-Up Time2, 4
2
ms
Reset Time2, 5
2
ms
SERIAL INTERFACE6, 7
See Figure 2.
SCL Frequency
0
400
kHz
SCL High Pulse Width, tHIGH
0.6
μs
SCL Low Pulse Width, tLOW
1.3
μs
SCL, SDA Rise Time, tR
0.3
μs
SCL, SDA Fall Time, tF
0.3
μs
Hold Time (Start Condition), tHD;STA
0.6
μs
After this period, the first clock is generated.
Setup Time (Start Condition), tSU;STA
0.6
μs
Relevant for repeated start condition.
Data Setup Time, tSU;DAT
0.1
μs
Setup Time (Stop Condition), tSU;STO
0.6
μs
Data Hold Time (Master), tHD;DAT
10
ns
Bus-Free Time (Between Stop and Start Conditions), tBUF
1.3
μs
1 Conversion time is 304 internal clock cycles for both channels (nominal clock 16 kHz); the internal clock frequency is equal to the specified excitation frequency.
2 Specification is not production tested but is supported by characterization data at initial product release.
3 Wake-up time is the maximum delay between the last SCL edge writing the configuration register and the start of conversion.
4 Power-up time is the maximum delay between the VDD crossing the minimum level (1.8 V) and either the start of conversion or when ready to receive a serial
interface command.
5 Reset time is the maximum delay between the last SCL edge writing the reset command and either the start of conversion or when ready to receive a serial
interface command.
6 Sample tested during initial release to ensure compliance.
7 All input signals are specified with input rise/fall times = 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Output load = 10 pF.
P
S
tLOW
tR
tF
tHD;STA
tHD;DAT
tSU;DAT
tSU;STA
tHD;STA
tSU;STO
tHIGH
SCL
PS
SDA
07
72
6-
00
2
tBUF
Figure 2. Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7224CQ | IC DAC 8BIT W/AMP 18-CDIP |
| AD723ARUZ-REEL7 | IC ENCODER RGB-NTSC/PAL 28-TSSOP |
| AD7247BQ | IC DAC 12BIT W/AMP W/BUFF 24CDIP |
| AD724JR | IC ENCODER RGB TO NTSC 16-SOIC |
| AD725ARZ-R7 | IC ENCODER RGB TO NTSC 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7156BCPZ-REEL7 | 功能描述:IC CDC 2CH 12BIT 1.8V 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD7160ACBZ-U3 | 制造商:Analog Devices 功能描述: |
| AD7161BCDZ-1WP | 制造商:Analog Devices 功能描述: |
| AD7166ACPZ-RL7 | 制造商:Analog Devices 功能描述:- Tape and Reel |
| AD-716J4310J-1 | 功能描述:Adapter Coaxial Connector 7/16 Jack, Female Socket To 4.3/10 Jack, Female Socket 50 Ohm 制造商:amphenol-rf division 系列:- 包裝:散裝 零件狀態(tài):有效 適配器類型:插孔至插孔 適配器系列:7/16 DIN 至 4.3/10 中性:母形至母形 轉(zhuǎn)換自（適配器端）:7/16 插孔，母插口 轉(zhuǎn)換至（適配器端）:4.3/10 插孔，母插口 轉(zhuǎn)換類型:跨系列 阻抗:50 歐姆 樣式:直形 安裝類型:自由懸掛 頻率 - 最大值:6GHz 侵入防護:- 特性:- 基體材料:黃銅 基體表面:白青銅 介電材料:聚四氟乙烯（PTFE） 中心觸頭材料:銅鈹 中心觸頭鍍層:銀 配接次數(shù):500 標準包裝:25 |
發(fā)布緊急采購，3分鐘左右您將得到回復。