參數(shù)資料
型號(hào): AD673JNZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 5/8頁(yè)
文件大?。?/td> 0K
描述: IC ADC 8BIT REF/CLK/COMP 20DIP
標(biāo)準(zhǔn)包裝: 18
位數(shù): 8
采樣率(每秒): 33k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 雙 ±
工作溫度: 0°C ~ 70°C
安裝類型: 通孔
封裝/外殼: 20-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 20-PDIP
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)單端,單極;1 個(gè)單端,雙極
AD673
REV. A
–5–
BIPOLAR CONNECTION
To obtain the bipolar –5 V to +5 V range with an offset binary
output code, the bipolar offset control pin is left open.
A –5.00 volt signal will give a 8-bit code of 00000000; an input
of 0.00 volts results in an output code of 10000000 and +4.961
volts at the input yields the 11111111 code. The nominal trans-
fer curve is shown in Figure 6.
Figure 6. AD673 Transfer Curve—Bipolar Operation
Note that in the bipolar mode, the code transitions are offset
1/4 LSB such that an input voltage of 0 volts –5 mV to +35 mV
yields the code representing zero (10000000). Each output code
is then centered on its nominal input voltage.
Full-Scale Calibration
Full-Scale Calibration is accomplished in the same manner as in
Unipolar operation except the full-scale input voltage is +4.61
volts.
Negative Full-Scale Calibration
The circuit in Figure 4a can also be used in Bipolar operation to
offset the input voltage (nominally –5 V) which results in the
000000 00 code. R2 should be omitted to obtain a symmetrical
range.
The bipolar offset control input is not directly TTL compatible
but a TTL interface for logic control can be constructed as
shown in Figure 7.
Figure 7. Bipolar Offset Controlled by Logic Gate
Gate Output = 1 Unipolar 0 V–10 V Input Range
Gate Output = 0 Bipolar
±5 V Input Range
SAMPLE-HOLD AMPLIFIER CONNECTION
TO THE AD673
Many situations in high-speed acquisition systems or digitizing
rapidly changing signals require a sample-hold amplifier (SHA)
in front of the A-D converter. The SHA can acquire and hold a
signal faster than the converter can perform a conversion. A
SHA can also be used to accurately define the exact point in
time at which the signal is sampled. For the AD673, a SHA can
also serve as a high input impedance buffer.
Figure 8 shows the AD673 connected to the AD582 monolithic
SHA for high speed signal acquisition. In this configuration, the
AD582 will acquire a 10 volt signal in less than 10
s with a
droop rate less than 100
V/ms.
DR
goes high after the conversion is initiated to indicate that re-
set of the SAR is complete. In Figure 8 it is also used to put the
AD582 into the hold mode while the AD673 begins its conver-
sion cycle. (The AD582 settles to final value well in advance of
the first comparator decision inside the AD673).
DR
goes low when the conversion is complete placing the
AD582 back in the sample mode. Configured as shown in Fig-
ure 8, the next conversion can be initiated after a 10
s delay to
allow for signal acquisition by the AD582.
Observe carefully the ground, supply, and bypass capacitor con-
nections between the two devices. This will minimize ground
noise and interference during the conversion cycle.
Figure 8. Sample-Hold Interface to the AD673
相關(guān)PDF資料
PDF描述
AD674BJN IC ADC 12BIT MONO 3OUT 28-DIP
AD676BD IC ADC 16BIT SAMPLING 28-CDIP
AD677BD IC ADC 16BIT SAMPLING 16-CDIP
AD678BJ IC ADC 12BIT SAMPLING 44-JLCC
AD679BJ IC ADC 14BIT SAMPLING 44-JLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD673JP 制造商:Analog Devices 功能描述:
AD673SD 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin SBCDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 8BIT PARALLEL 20PIN SBCDIP - Rail/Tube 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 8-bit Successive Approx 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD673SD/883B 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin SBCDIP 制造商:Rochester Electronics LLC 功能描述:IC - 8-BIT A/D CONVERTER - Bulk
AD673SD883B 制造商:AD 功能描述:*
AD674 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit A/D Converters