
AD6654
Rev. 0 | Page 64 of 88
05156-059
MSBFIRST
SCLK
SDO
MODE
SCS
SMODE
SDI
A0
A1
A2
A3
A4
BLOCK START ADDRESS
BLOCK COUNT (Nx)
READ
A5
A6
A7
N0
N1
N2
N3
N4
N5
N6
1
D0
D1
D2
D3
D4
D5
D6
D7
Figure 68. SPI Read MSBFIRST = 0
SPORT MODE TIMING
In SPORT mode, the SCLK continuously runs, and the external
SRFS and STFS signals are used to frame the data. Incoming
framing signals SRFS (receive) and STFS (transmit) are sampled
on the falling edges of SCLK. All input and output data must be
transmitted or received in 8-bit segments starting with the
rising edge after SRFS or STFS is sampled.
SPORT Write
Serial data is sampled on the rising edge of SCLK. The data
should be MSB or LSB first, depending on the polarity of the
MSBFIRST pin. The serial port begins to sample data on the
rising edge of SCLK after SRFS is detected on the falling edge of
SCLK. Once all 8-bits of one byte are shifted in, the data is
transferred to the internal bus.
05156-081
MSBFIRST
SCLK
SDI
STFS
SDO
MODE
SCS
SMODE
SRFS
A7
A6
A5
A4
A3
BLOCK START ADDRESS
BLOCK COUNT (Nx)
WRITE
A2
A1
A0
0
N6N5
N4N3
N2N1
N0
D7D6
D5D4
D3D2
D1D0
Figure 69. SPORT Write MSBFIRST = 1