參數(shù)資料
型號: AD5780BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: IC DAC VOLT OUT 18BIT 24LFCSP
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 2.5µs
位數(shù): 18
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-VQ EP(4x5)
包裝: 托盤
輸出數(shù)目和類型: 1 電壓,雙極
Data Sheet
AD5780
Rev. E | Page 21 of 28
Control Register
The control register controls the mode of operation of the
Clearcode Register
The clearcode register sets the value to which the DAC output is
set when the CLR pin or CLR bit in the software control register
is asserted. The output value depends on the DAC coding that is
being used, either binary or twos complement. The default
register value is 0.
Table 10. Control Register
MSB
LSB
DB23
DB22
DB21
DB20
DB19 to DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
R/W
Register address
Control register data
R/W
0
1
0
Reserved
0000
SDODIS
BIN/2sC
DACTRI
OPGND
RBUF
Reserved
Table 11. Control Register Functions
Bit Name
Description
Reserved
These bits are reserved and should be programmed to zero.
RBUF
Output amplifier configuration control.
0: the internal amplifier, A1, is powered up and Resistors RFB and R1 are connected in series as shown in Figure 52. This allows
an external amplifier to be connected in a gain of two configuration. See the AD5780 Features section for further details.
1: (default) the internal amplifier, A1, is powered down and Resistors RFB and R1 are connected in parallel, as shown in Figure 51,
so that the resistance between the RFB and INV pins is 3.4 k, equal to the resistance of the DAC. This allows the RFB and INV
pins to be used for input bias current compensation for an external unity-gain amplifier. See the AD5780 Features section for
further details.
OPGND
Output ground clamp control.
0: the DAC output clamp to ground is removed, and the DAC is placed in normal mode.
1: (default) the DAC output is clamped to ground through a ~6 k resistance, and the DAC is placed in tristate mode.
Resetting the part puts the DAC in OPGND mode, where the output ground clamp is enabled and the DAC is tristated. Setting
the OPGND bit to 1 in the control register overrules any write to the DACTRI bit
DACTRI
DAC tristate control.
0: the DAC is in normal operating mode.
1: (default) the DAC is in tristate mode.
BIN/2sC
DAC register coding selection.
0: (default) the DAC register uses twos complement coding.
1: the DAC register uses offset binary coding.
SDODIS
SDO pin enable/disable control.
0: (default) the SDO pin is enabled.
1: the SDO pin is disabled (tristate).
R/W
Read/write select bit.
0: AD5780 is addressed for a write operation.
1: AD5780 is addressed for a read operation.
Table 12. Clearcode Register
MSB
LSB
DB23
DB22
DB21
DB20
DB19 to DB2
DB1
DB0
R/W
Register address
Clearcode register data
R/W
0
1
18 bits of data
X1
1
X is don’t care.
相關(guān)PDF資料
PDF描述
AD5930YRUZ-REEL7 IC GEN PROG FREQ BURST 20TSSOP
AD5932YRUZ-REEL7 IC PROG WAVEFORM GENERAT 16TSSOP
AD5933YRSZ-REEL7 NETWORK ANALYZER 12B 1MSP 16SSOP
AD5934YRSZ IC NTWK ANALYZER 12B 1MSP 16SSOP
AD598JR IC LVDT SGNL COND OSC/REF 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5780BCPZ-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Segment 18-bit 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:18BIT, 1LSB, BUFFERED REF - Tape and Reel 制造商:Analog Devices 功能描述:IC DAC VOLT OUT 18BIT 24LFCSP 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 18bit 1LSB buffered Ref 制造商:Analog Devices 功能描述:CONVERTER - DAC
AD5781 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultra Stable, 16-Bit ±0.5 LSB INL
AD5781ARUZ 功能描述:IC DAC 18BIT SRL 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5781ARUZ-REEL7 功能描述:IC DAC 18BIT SRL 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5781BRUZ 功能描述:IC DAC 18BIT SRL 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND