參數(shù)資料
型號(hào)： AD5760BCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/28頁(yè)
文件大小： 0K
描述： IC DAC VOLT OUT 16BIT 24LFCSP
標(biāo)準(zhǔn)包裝： 1
設(shè)置時(shí)間： 2.5µs
位數(shù)： 16
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 125°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 24-LFCSP-VQ EP（4x5）
包裝： 托盤(pán)
輸出數(shù)目和類(lèi)型： 1 電壓，雙極
AD5760
Data Sheet
Rev. D | Page 20 of 28
Standalone Operation
The serial interface works with both a continuous and noncon-
tinuous serial clock. A continuous SCLK source can be used
only if SYNC is held low for the correct number of clock cycles.
In gated clock mode, a burst clock containing the exact number
of clock cycles must be used, and SYNC must be taken high after
the final clock to latch the data. The first falling edge of SYNC
starts the write cycle. Exactly 24 falling clock edges must be applied
to SCLK before SYNC is brought high again. If SYNC is brought
high before the 24th falling SCLK edge, the data written is invalid.
If more than 24 falling SCLK edges are applied before SYNC is
brought high, the input data is also invalid.
The input shift register is updated on the rising edge of SYNC.
For another serial transfer to take place, SYNC must be brought
low again. After the end of the serial data transfer, data is
automatically transferred from the input shift register to the
addressed register. When the write cycle is complete, the output
can be updated by taking LDAC low while SYNC is high.
Readback
The contents of all the on-chip registers can be read back via
the SDO pin. Table 7 outlines how the registers are decoded.
After a register has been addressed for a read, the next 24 clock
cycles clock the data out on the SDO pin. The clocks must be
applied while SYNC is low. When SYNC is returned high, the
SDO pin is placed in tristate. For a read of a single register, the
NOP function can be used to clock out the data. Alternatively,
if more than one register is to be read, the data of the first
register to be addressed can be clocked out at the same time
that the second register to be read is being addressed. The SDO
pin must be enabled to complete a readback operation. The
SDO pin is enabled by default.
HARDWARE CONTROL PINS
Load DAC Function (LDAC)
After data has been transferred into the input register of the
DAC, there are two ways to update the DAC register and DAC
output. Depending on the status of both SYNC and LDAC, one
of two update modes is selected: synchronous DAC update or
asynchronous DAC update.
Synchronous DAC Update
In this mode, LDAC is held low while data is being clocked into
the input shift register. The DAC output is updated on the rising
edge of SYNC.
Asynchronous DAC Update
In this mode, LDAC is held high while data is being clocked
into the input shift register. The DAC output is asynchronously
updated by taking LDAC low after SYNC has been taken high.
The update now occurs on the falling edge of LDAC.
Reset Function (RESET)
The AD5760 can be reset to its power-on state by two means:
either by asserting the RESET pin or by using the reset function
in the software control register (see Table 13). If the RESET pin
is not used, hardwire it to IOVCC.
Asynchronous Clear Function (CLR)
The CLR pin is an active low clear that allows the output to be
cleared to a user defined value. The 16-bit clearcode value is
programmed to the clearcode register (see Table 12). It is
necessary to maintain CLR low for a minimum amount of time
to complete the operation (see Figure 2). When the CLR signal
is returned high, the output remains at the clear value (if LDAC
is high) until a new value is loaded to the DAC register. The
output cannot be updated with a new value while the CLR pin is
low. A clear operation can also be performed by setting the CLR
bit in the software control register (see Table 13).
ON-CHIP REGISTERS
DAC Register
Table 9 outlines how data is written to and read from the DAC
register.
The following equation describes the ideal transfer function of
the DAC:
(
)
REFN
REFP
OUT
V
D
V
+
×
=
16
2
where:
VREFN is the negative voltage applied at the VREFN input pin.
VREFP is the positive voltage applied at the VREFP input pin.
D is the 16-bit code programmed to the DAC.
相關(guān)PDF資料
PDF描述
AD5762RCSUZ-REEL7 IC DAC 16BIT QUAD VOUT 32-TQFP
AD5763CSUZ-REEL7 DAC 16BIT DUAL 5V 2LSB 32-TQFP
AD5764CSUZ IC DAC 16BIT QUAD VOUT 32TQFP
AD5764RBSUZ IC DAC 16BIT QUAD VOUT 32-TQFP
AD5781BRUZ-REEL7 IC DAC 18BIT SRL 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5760BCPZ-REEL7 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16B +/-0.5 LSB INL VOut RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類(lèi)型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
AD5761ACPZ-RL7 功能描述:IC DAC 16BIT 1CH 8LSB 16LFCSP 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:12.5μs 輸出類(lèi)型:Voltage - Buffered 差分輸出:無(wú) 數(shù)據(jù)接口:SPI 參考類(lèi)型:外部 電壓 - 電源，模擬:4.5 V ~ 30 V， -16.5V 電壓 - 電源，數(shù)字:1.7 V ~ 5.5 V INL/DNL（LSB）:±8（最大），±1（最大） 架構(gòu):R-2R 工作溫度:-40°C ~ 125°C 標(biāo)準(zhǔn)包裝:1
AD5761ARUZ 功能描述:16 Bit Digital to Analog Converter 1 16-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:12.5μs 輸出類(lèi)型:Voltage - Buffered 差分輸出:無(wú) 數(shù)據(jù)接口:SPI 參考類(lèi)型:外部 電壓 - 電源，模擬:4.5 V ~ 30 V， -16.5V 電壓 - 電源，數(shù)字:1.7 V ~ 5.5 V INL/DNL（LSB）:±8（最大），±1（最大） 架構(gòu):R-2R 工作溫度:-40°C ~ 125°C 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:96
AD5761ARUZ-RL7 功能描述:16 Bit Digital to Analog Converter 1 16-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:12.5μs 輸出類(lèi)型:Voltage - Buffered 差分輸出:無(wú) 數(shù)據(jù)接口:SPI 參考類(lèi)型:外部 電壓 - 電源，模擬:4.5 V ~ 30 V， -16.5V 電壓 - 電源，數(shù)字:1.7 V ~ 5.5 V INL/DNL（LSB）:±8（最大），±1（最大） 架構(gòu):R-2R 工作溫度:-40°C ~ 125°C 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1,000
AD5761BCPZ-RL7 功能描述:16 Bit Digital to Analog Converter 1 16-LFCSP-WQ (3x3) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:12.5μs 輸出類(lèi)型:Voltage - Buffered 差分輸出:無(wú) 數(shù)據(jù)接口:SPI 參考類(lèi)型:外部 電壓 - 電源，模擬:4.5 V ~ 30 V， -16.5V 電壓 - 電源，數(shù)字:1.7 V ~ 5.5 V INL/DNL（LSB）:±2（最大），±1（最大） 架構(gòu):R-2R 工作溫度:-40°C ~ 125°C 封裝/外殼:16-WFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:16-LFCSP-WQ（3x3） 標(biāo)準(zhǔn)包裝:1,500
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*