- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1890 > AD5560JSVUZ-REEL (Analog Devices Inc)IC DPS PROGRAMABLE W/DAC 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5560JSVUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 30/68頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DPS PROGRAMABLE W/DAC 64TQFP |
| 設(shè)計(jì)資源： | Integrated Device Power Supply for PAD with Output Voltage Range 0 V to 25 V (CN0130) |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 電源 |
| 應(yīng)用： | 自動(dòng)測(cè)試設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP-EP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
AD5560
Data Sheet
Rev. D | Page 36 of 68
FORCE AMPLIFIER STABILITY
There are three modes for configuring the force amplifier: safe
mode, autocompensation mode, and manual compensation mode.
Manual compensation mode has highest priority, followed by safe
mode, then autocompensation mode.
Safe Mode
Selected through Compensation Register 1 (see Table 20), this
mode guarantees stability of the force amplifier under all
conditions. Where the load is unknown, this mode is useful but
results in a slow response. This is the power-on default of the
AD5560.
Autocompensation Mode
Using this mode, the user inputs the CR and ESR values, and
the AD5560 decides the most appropriate compensation
scheme for these load conditions. The compensation chosen
is for an optimum tradeoff between ac response and stability.
Manual Compensation Mode
This mode allows access to all of the internal programmable
parameters to configure poles/zeros, which affect the dynamic
performance of the loop. These variables are outlined in
Figure 57 shows more details of the force amplifier block.
Table 12. External Variables
Name
Description
Min
Max
CR
DUT capacitance with contributing
ESR
10 nF
160 μF
RC
ESR in series with CR
1 mΩ
10 Ω
CD
DUT capacitance with negligible ESR
100 pF
10 nF
RD
Loading resistance at the DUT
~2 Ω
Infinity
IR
Current range
±5 μA
±1.2 A
Table 13. Internal Variables
Name
Description
Min
Max
RZ
Resistor in series with CC0, which
contributes a zero.
500 Ω
1.6 MΩ
RP
Resistor to 8 pF to contribute an
additional pole
200 Ω
1 MΩ
CC0:CC3
Capacitors to ensure
unconditional stability
100 pF
100 nF
CF0:CF4
Capacitors to optimize ac
performance into different CR, CD
4.7 nF
10 μF
gmx
Transconductance of force
amplifier input stage
40 μA/V
900 μA/V
DUTGND
FORCE
SENSE
VSENSE
–
+
×1
CF0
4.7nF
RZ:
500 TO
1.6M
CF1
22nF
CF2
100nF
CF3
470nF
CF4
2.2F
RSENSE 2
RSENSE 1
AD5560
FORCE VOLTAGE LOOP
EXTFORCE1
EXTFORCE2
100k
25k
20
200
2k
20k
100k
6k
100pF
330pF
3.3nF
CC0
CC1
CC2
CC3
FORCE
DAC
gm
RP:
200 TO 1M
8pF
AGND
+
–
+
–
CD
CR
RD
RC
07
77
9-
01
0
Figure 57. Block Diagram of a Force Amplifier Loop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD557JN | IC DAC 8BIT V-OUT 16-DIP |
| AD561KD | IC DAC 10BIT 5-15V IN MONO 16DIP |
| AD565AKD | IC DAC 12BIT MONO 250NS 24-CDIP |
| AD5663BCPZ-R2 | IC DAC NANO 16BIT DUAL 10-LFCSP |
| AD5678BRUZ-1 | IC DAC 12/16BIT SPI/SRL 14TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5561JBCZ | 制造商:Analog Devices 功能描述: |
| AD5562ACPZ-R7 | 制造商:Analog Devices 功能描述: |
| AD5564B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
| AD557 | 制造商:AD 制造商全稱:Analog Devices 功能描述:a DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| AD557_01 | 制造商:AD 制造商全稱:Analog Devices 功能描述:a DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。