參數資料
型號: AD5522JSVDZ
廠商: Analog Devices Inc
文件頁數: 49/64頁
文件大?。?/td> 0K
描述: IC PMU QUAD 16BIT DAC 80-TQFP
產品變化通告: Improve FI ac crosstalk
設計資源: Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
標準包裝: 1
類型: 每引腳參數測量單元(PPMU)
應用: 自動測試設備
安裝類型: 表面貼裝
封裝/外殼: 80-TQFP 裸露焊盤
供應商設備封裝: 80-TQFP(12x12)
包裝: 托盤
產品目錄頁面: 798 (CN2011-ZH PDF)
Data Sheet
AD5522
Rev. E | Page 53 of 64
READ REGISTERS
Readback of all the registers in the device is possible via the SPI
and the LVDS interfaces. To read data from a register, it is first
necessary to write a readback command to tell the device which
register is required for readback. See Table 30 to address the
appropriate channel.
When the required channel is addressed, the device loads
the 24-bit readback data into the MSB positions of the 29-bit
serial shift register (the five LSBs are filled with 0s). SCLK rising
edges clock this readback data out on SDO (framed by the
SYNC signal).
A minimum of 24 clock rising edges is required to shift the
readback data out of the shift register. If writing a 24-bit word to
shift data out of the device, the user must ensure that the 24-bit
write is effectively an NOP (no operation) command. The last
five bits in the shift register are always 00000: these five bits
become the MSBs of the shift register when the 24-bit write is
loaded. To ensure that the device receives an NOP command as
described in Table 20, the recommended flush command is
0xFFFFFF; thus, no change is made to any register in the device.
Readback data can also be shifted out by writing another 29-bit
write or read command. If writing a 29-bit command, the read-
back data is MSB data available on SDO, followed by 00000.
Table 30. Read Functions of the AD5522
B28
B27
B26
B25
B24
B23
B22
B21 to B0
Selected Channel
RD/WR
PMU3
PMU2
PMU1
PMU0
MODE1
MODE0
Data bits
CH3
CH2
CH1
CH0
Read Functions
1
0
All 0s
Read from system control register
1
0
1
All 0s
Read from comparator status register
1
0
1
0
X (don’t care)
Reserved
1
0
1
All 0s
Read from alarm status register
Read Addressed PMU Register (Only One PMU Register Can Be Read at One Time)
1
0
1
0
All 0s
CH0
1
0
1
0
CH1
1
0
1
0
CH2
1
0
CH3
Read Addressed DAC M Register (Only One DAC Register Can Be Read at One Time)
1
0
1
0
1
DAC address
CH0
1
0
1
0
1
CH1
1
0
1
0
1
CH2
1
0
1
CH3
Read Addressed DAC C Register (Only One DAC Register Can Be Read at One Time)
1
0
1
0
DAC address
CH0
1
0
1
0
1
0
CH1
1
0
1
0
1
0
CH2
1
0
1
0
CH3
Read Addressed DAC X1 Register (Only One DAC Register Can Be Read at One Time)
1
0
1
DAC address
CH0
1
0
1
0
1
CH1
1
0
1
0
1
CH2
1
0
1
CH3
相關PDF資料
PDF描述
ESC65DRTI CONN EDGECARD 130PS DIP .100 SLD
AMC30DRTS CONN EDGECARD 60POS .100 DIP SLD
AMC30DRES CONN EDGECARD 60POS .100 EYELET
ASC31DRAS CONN EDGECARD 62POS .100 R/A DIP
RGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關代理商/技術參數
參數描述
AD5522JSVUZ 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
AD5522JSVUZ-RL 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:每引腳參數測量單元(PPMU) 應用:自動測試設備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應商器件封裝:80-TQFP-EP(12x12) 標準包裝:1,000
AD5523JCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs
AD5530 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5530_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters