- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8647 > AD5422BREZ-REEL (Analog Devices Inc)IC DAC 16BIT 1CH SRL INP 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5422BREZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/44頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 1CH SRL INP 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring Data Converter Fundamentals DAC Architectures |
| 設(shè)計(jì)資源： | 16-Bit Fully Isolated Output Module Using AD5422 and ADuM1401 (CN0065) Simplified 16-Bit Voltage Output and 4 mA-to-20 mA Output Solution Using AD5422 (CN0077) |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 設(shè)置時(shí)間： | 25µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電流，單極；1 電流，雙極；1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 40k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
AD5412/AD5422
Rev. I | Page 27 of 44
THEORY OF OPERATION
voltage output converters designed to meet the requirements of
industrial process control applications. They provide a high
precision, fully integrated, low cost single-chip solution for
generating current loop and unipolar/bipolar voltage outputs.
Current ranges are 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA
to 20 mA; the voltage ranges available are 0 V to 5 V, ±5 V, 0 V
to 10 V, and ±10 V; a 10% overrange is available on all voltage
output ranges. The current and voltage outputs are available on
separate pins, and only one is active at any time. The desired
output configuration is user selectable via the control register.
ARCHITECTURE
of two matched DAC sections. A simplified circuit diagram is
shown in Figure 65. The four MSBs of the 12-/16-bit data-word
are decoded to drive 15 switches, E1 to E15. Each of these switches
connects one of 15 matched resistors to either ground or the
reference buffer output. The remaining 8/12 bits of the data-
word drive the S0 to S7/S11 switches of an 8-/12-bit voltage
mode R-2R ladder network.
8-12 BIT R-2R LADDER
FOUR MSBs DECODED INTO
15 EQUAL SEGMENTS
2R
S0
S1
S7/S11
E1
E2
E15
VOUT
2R
06996-
057
Figure 65. DAC Ladder Structure
The voltage output from the DAC core is either converted to
a current (see Figure 66) which is then mirrored to the supply
rail so that the application simply sees a current source output
with respect to ground or it is buffered and scaled to output a
software selectable unipolar or bipolar voltage range (see
Figure 67). The current and voltage are output on separate
pins and cannot be output simultaneously.
12-/16-BIT
DAC
A1
AVDD
IOUT
A2
T1
T2
RSET
R2
R3
06996-
058
Figure 66. Voltage-to-Current Conversion Circuitry
06996-
059
12-/16-BIT
DAC
RANGE
SCALING
VCM
REFIN
+VSENSE
VOUT
–VSENSE
R1
RLOAD
–1V TO +3V
AD5412/AD5422
Figure 67. Voltage Output
Voltage Output Amplifier
The voltage output amplifier is capable of generating both
unipolar and bipolar output voltages. It is capable of driving
a load of 1 k in parallel with 1 F (with an external compen-
sation capacitor) to GND. The source and sink capabilities of
the output amplifier can be seen in Figure 37. The slew rate
is 1 V/s with a full-scale settling time of 25 s maximum (10 V
on top of a common-mode voltage (VCM) of 1 V to +3 V. In
output module applications where a cable could possibly
become disconnected from +VSENSE, resulting in the amplifier
loop being broken and possibly resulting in large destructive
voltages on VOUT, include an optional resistor (R1) between
2 kΩ and 5 kΩ to ensure the amplifier loop is kept closed. If
remote sensing of the load is not required, connect +VSENSE
directly to VOUT and connect VSENSE directly to GND. When
changing ranges on the voltage output, a glitch may occur. For
this reason, it is recommended that the output be disabled by
setting the OUTEN bit of the control register to logic low before
changing the output voltage range; this prevents a glitch from
occurring.
Driving Large Capacitive Loads
The voltage output amplifier is capable of driving capacitive
loads of up to 1 F with the addition of a nonpolarized 4 nF
compensation capacitor between the CCOMP and VOUT pins.
Without the compensation capacitor, up to 20 nF capacitive
loads can be driven.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5045BRUZ-REEL7 | IC DAC DUAL 14BIT SPI 14TSSOP |
| LTC2614CGN#TRPBF | IC DAC 14BIT QUAD R-R OUT 16SSOP |
| VE-J60-MZ-B1 | CONVERTER MOD DC/DC 5V 25W |
| VE-J5D-MZ-B1 | CONVERTER MOD DC/DC 85V 25W |
| VI-26P-MW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5424 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5424_1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface |
| AD5424BRU | 制造商:Analog Devices 功能描述:DAC SGL R-2R 8BIT 16TSSOP - Bulk |
| AD5424YCP | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8-BIT IOUT DAC PARELLED INT/FACE I.C. - Bulk |
| AD5424YCP-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。