
AD5410/AD5420
Data Sheet
Rev. F | Page 20 of 32
POWER-ON STATE
circuit ensures that all registers are loaded with zero code. As
such, the output is disabled (tristate). Also upon power-on,
internal calibration registers are read, and the data is applied to
internal calibration circuitry. For a reliable read operation, there
must be sufficient voltage on the AVDD supply when the read event
is triggered by the DVCC power supply powering up. Powering
up the DVCC supply after the AVDD supply ensures this. If DVCC
and AVDD are powered up simultaneously or if the internal DVCC
is enabled, the supplies should be powered up at a rate greater
than, typically, 500 V/sec or 24 V per 50 ms. If this cannot be
after power-on. This performs a power-on reset event, reading
the calibration registers and ensuring specified operation of the
TRANSFER FUNCTION
For the 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA
current output ranges, the output current is respectively
expressed as
D
I
N
OUT
2
mA
20
D
I
N
OUT
2
mA
24
mA
4
2
mA
16
D
I
N
OUT
where:
D
is the decimal equivalent of the code loaded to the DAC.
N
is the bit resolution of the DAC.
DATA REGISTER
The data register is addressed by setting the address byte of the
input shift register to 0x01. The data to be written to the data
register is entered in Position DB15 to Position DB4 for the
CONTROL REGISTER
The control register is addressed by setting the address byte of
the input shift register to 0x55. The data to be written to the
control register is entered in Position DB15 to Position DB0,
as shown
in Table 14. The control register bit functions are
Table 10. Control Register Bit Functions
Bit
Description
REXT
Setting this bit selects the external current setting
for further details. When using an external current
setting resistor, it is recommended to only set REXT
when also setting the OUTEN bit. Alternately, REXT
can be set before the OUTEN bit is set, but the range
OUTEN
Output enable. This bit must be set to enable the
output.
SR Clock
SR Step
SREN
Digital slew rate control enable.
DCEN
Daisy-chain enable.
R2, R1, R0
Table 11. Output Range Options
R2
R1
R0
Output Range Selected
1
0
1
4 mA to 20 mA current range
1
0
0 mA to 20 mA current range
1
0 mA to 24 mA current range
Table 12. Programming the AD5410 Data Register MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
12-bit data-word
1 X = don’t care.
MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
16-bit data-word
Table 14. Programming the Control Register
MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
REXT
OUTEN
SR clock
SR step
SREN
DCEN
R2
R1
R0