- 您現在的位置：買賣IC網 > PDF目錄375233 > AD5380 (Analog Devices, Inc.) 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC PDF資料下載
參數資料
| 型號： | AD5380 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| 中文描述： | 40通道，3V/5V單電源，14位，電壓輸出DAC |
| 文件頁數： | 8/34頁 |
| 文件大?。?/td> | 975K |
| 代理商： | AD5380 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
PRELIMINARY TECHNICAL DATA
REV. PrF 09/2003
–8–
AD5380
F
SCL
t
1
t
2
t
3
t
4
t
5
t
63
400
2.5
0.6
1.3
0.6
100
0.9
0
0.6
0.6
1.3
300
0
kHz max
μs min
μs min
μs min
μs min
ns min
μs max
μs min
μs min
μs min
μs min
ns max
ns min
SCL Clock Frequency
SCL Cycle Time
t
HIGH
, SCL High Time
t
LOW
, SCL Low Time
t
HD,STA
, Start/Repeated Start Condition Hold Time
t
SU,DAT
, Data Setup Time
t
HD,DAT
, Data Hold Time
t
HD,DAT
, Data Hold Time
t
SU,STA
, Setup Time for Repeated Start
t
SU,STO
, Stop Condition Setup Time
t
BUF
, Bus Free Time Between a STOP and a START Condition
t
R
, Rise Time of SCL and SDA when Receiving
t
R
, Rise Time of SCL and SDA when Receiving (CMOS-Com
patible)
t
F
, Fall Time of SDA when Transmitting
t
F
, Fall Time of SDA when Receiving (CMOS-Compatible)
t
F
, Fall Time of SCL and SDA when Receiving
t
F
, Fall Time of SCL and SDA when Transmitting
Capacitive Load for Each Bus Line
t
7
t
8
t
9
t
10
t
11
300
0
300
20 + 0.1C
b4
400
ns max
ns min
ns max
ns min
pF max
C
B
TIMING CHARACTERISTICS
(DV
DD
= 2.7V to 5.5V ; AV
DD
=+4.5V to +5.5V or +2.7V to +3.6V; AGND= DGND = 0 V; )
All specifications T
MIN
to T
MAX
unless otherwise noted.)
I2C SERIAL INTERFACE
Parameter
1,2
Limit at T
MIN,
T
MAX
Units
Description
NOTES
1
Guaranteed by design and characterization, not production tested.
2
See Figure 5
3
A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH
MIN of the SCL signal) in order to bridge the
undefined region of SCL’s falling edge.
4
Cb is the total capacitance of one bus line in pF. t
R
and t
F
measured between 0.3 VDD and 0.7 VDD.
SCL
SDA
START
CONDITION
t
9
t
3
t
4
t
6
t
2
t
5
t
7
t
8
t
1
t
4
t
11
t
10
REPEATED
START
CONDITION
STOP
CONDITION
Figure 5. I2C Compatible Serial Interface Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD5380BST-3 | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD5380BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5380EB | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD546 | 1 pA Monolithic Electrometer Operational Amplifier(單片靜電計運算放大器) |
| AD5539 | Ultrahigh Frequency Operational Amplifier(超高頻率運算放大器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5380BST-3 | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk |
| AD5380BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5380BST-5 | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:40-CHN 5V SINGLE SUPPLY 14-BIT VOUT I.C. - Bulk |
| AD5380BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5380BST-U2 | 制造商:Analog Devices 功能描述:DAC 40-CH RES-STRING 14BIT 100LQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。