參數(shù)資料
型號(hào)： AD2S1200WSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/24頁(yè)
文件大小： 0K
描述： IC R/D CONV W/REF OSCIL 44-LQFP
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： R/D 轉(zhuǎn)換器
分辨率（位）： 12 b
數(shù)據(jù)接口： 串行，并聯(lián)
電壓電源： 模擬和數(shù)字
電源電壓： 5V
工作溫度： -40°C ~ 125°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 44-LQFP
供應(yīng)商設(shè)備封裝： 44-LQFP（7x7）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 790 (CN2011-ZH PDF)
配用： EVAL-AD2S1200CBZ-ND - BOARD EVAL FOR AD2S1200
AD2S1200
Rev. 0 | Page 10 of 24
Signal Degradation Detection
Degradation of signal (DOS) is detected when either resolver
input (Sin or Cos) exceeds the specified DOS Sin/Cos threshold
by comparing the monitor signal to a fixed maximum value.
DOS is also detected when the amplitude of the input signals
Sin and Cos mismatch by more than the specified DOS Sin/
Cos mismatch by continuously storing the minimum and
maximum magnitude of the monitor signal in internal registers,
and calculating the difference between the minimum and
maximum. DOS is indicated by a logic low on the DOS pin, and
is not latched when the input signals exceed the maximum
input level. When DOS is indicated due to mismatched signals,
the output is latched low until a rising edge of SAMPLE resets
the stored minimum and maximum values. The DOS condition
has priority over the LOT condition, as shown in Table 4. DOS
is indicated within 30° of angular output error worst case.
Loss of Position Tracking Detection
Loss of tracking (LOT) is detected for three separate conditions:
When the internal error signal of the AD2S1200 has
exceeded 5°
When the input signal exceeds the maximum tracking rate
of 60,000 rpm (1,000 rps)
When the internal position (at the position integrator)
differs from the external position (at the position register)
by more than 5°
LOT is indicated by a logic low on the LOT pin, and is not
latched. LOT has a 4° hysteresis, and is not cleared until the
internal error signal or internal/external position mismatch is
less than 1°. When the maximum tracking rate is exceeded, LOT
is cleared when both the velocity is less than 1,000 rps and the
internal/external position mismatch is less than 1°. LOT can be
indicated for step changes in position (such as after a RESET
signal is applied to the AD2S1200), or for accelerations
>~85,000 rps2. LOT is useful as a built-in test (BIT) that the
tracking converter is functioning properly. The LOT condition
has lower priority than both the DOS and LOS conditions as
shown in Table 4. The LOT and DOS conditions cannot be
indicated at the same time.
Table 4. Fault Detection Decoding
Condition
DOS
LOT
Priority
Loss of Signal
0
1
Degradation of Signal
0
1
2
Loss of Tracking
1
0
3
No Fault
1
Responding to a Fault Condition
If any fault condition (LOS, DOS, or LOT) is indicated by the
AD2S1200, the output data must be presumed to be invalid.
This means that even if a RESET or SAMPLE pulse releases the
fault condition, the output data may be corrupted, even though
a fault may not be immediately indicated after the RESET/
SAMPLE event. As discussed earlier, there are some fault
conditions with inherent latency. If the device fault is cleared,
there could be some latency in the resolver’s mechanical
position before the fault condition is re-indicated.
When a fault is indicated, all output pins will still provide data,
although the data may or may not be valid. The fault condition
will not force the parallel, serial, or encoder outputs to a known
state. However, a new startup sequence is recommended only
after a LOS fault has been indicated.
Response to specific fault conditions is a system-level
requirement. The fault outputs of the AD2S1200 indicate that
the device has sensed a potential problem with either the
internal or external signals of the AD2S1200. It is the
responsibility of the system designer to implement the
appropriate fault-handling schemes within the control hardware
and/or algorithm of a given application based on the indicated
fault(s) and the velocity or position data provided by the
AD2S1200.
False Null Condition
Resolver-to-digital converters that employ Type II tracking
loops based on the error equation (Equation 3) presented in the
Principle of Operation section can suffer from a condition
known as “false null.” This condition is caused by a metastable
solution to the error equation when θ = 180°. The
AD2S1200 is not susceptible to this condition because its
hysteresis is implemented externally to the tracking loop.
Because of the loop architecture chosen for the AD2S1200, the
internal error signal always has some movement (1 LSB per
clock cycle), and so, in a metastable state, the converter will
always move to an unstable condition within one clock cycle,
causing the tracking loop to respond to the false null condition
as if it were a 180° step change in input position (the response
time is the same as specified in Dynamic Performance section
of Table 1). Therefore, it is impossible to enter the metastable
condition any time after the startup sequence as long as the
resolver signals are valid. However, in a case of a loss of signal, a
full reset is recommended to avoid the possibility of a false null
condition. The response to the false null condition has been
included in the value of tTRACK provided in the Supply
相關(guān)PDF資料
PDF描述
AD2S1205YSTZ IC ADC R/D 12BIT W/OSC 44-LQFP
AD2S1210ASTZ-RL7 IC CONV R/D 10-16BIT OSC 48LQFP
AD2S44-UM18B IC CONV SYNC/R-D 14BIT 2CH 32DIP
AD2S80AUD IC R/D CONV TRACKING 40CDIP
AD2S83APZ-REEL IC CONV R/D MONO VAR RES 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD2S1200WSTZSTZ 制造商:Analog Devices 功能描述:ANAAD2S1200WSTZ
AD2S1200YST 制造商:Analog Devices 功能描述:Resolver to Digital 12-Bit Parallel/Serial (3-Wire, SPI) 制造商:Rochester Electronics LLC 功能描述:12-BIT R/D CONVERTER W/REF OSCILLATOR - Bulk 制造商:Analog Devices 功能描述:IC 12BIT ADC REF OSC SMD 2S1200
AD2S1200YSTZ 功能描述:IC CONV R/D 12-BIT W/OSC 44-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱(chēng):296-18373-1
AD2S1200YSTZ 制造商:Analog Devices 功能描述:IC 12BIT ADC REF OSC SMD 2S1200
AD2S1200YSTZSTZ 制造商:Analog Devices 功能描述:ANAAD2S1200YSTZ
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*