參數(shù)資料
型號(hào): AD1970JSTZ
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: Digital BTSC Encoder with Integrated ADC and DAC
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝: LEAD FREE, PLASTIC, MS-026-BBC, LQFP-48
文件頁(yè)數(shù): 14/20頁(yè)
文件大?。?/td> 278K
代理商: AD1970JSTZ
AD1970
Dialog Enhancement Register
This controls the built-in dialog enhancement algorithm, and
defaults to 0. The maximum setting is 0100000000000000000000
or a twos complement fractional value of 1.0. This algorithm is
intended to solve the problem of playing back high dynamic
range digital audio signals over a television’s built-in speakers. It
provides an amplitude boost to signals that are in the range
where dialog signals are usually found, while at the same time
preventing loud special effects passages from overloading the
speakers or amplifiers.
Rev. 0 | Page 14 of 20
I
2
C READ/WRITE DATA FORMATS
The read/write formats of the I
2
C port are designed to be byte
oriented. This allows for easy programming of common micro-
controller chips. In order to fit into a byte oriented format, 0s
are appended to the data fields in order to extend the data word
to the next multiple of 8 bits. For example, 22-bit words written
to the parameter RAM are appended with two leading zeroes in
order to reach 24 bits (3 bytes). These zero-extended data fields
are appended to a 2-byte field consisting of a read/write bit and
a 10-bit address. The I
2
C port knows how many data bytes to
expect based on the address received in the first two bytes.
0
R/W
0
SCL
SDA
0
1
0
0
AD1
AD0
0
0
0
1
0
0
ACK. BY
AD1970
START BY
MASTER
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
REGISTER ADDRESS UPPER BYTE
ACK. BY
AD1970
0
0
0
1
0
0
0
0
ACK. BY
AD1970
FRAME 3
REGISTER ADDRESS LOWER BYTE
0
RWRITE
I
2
C
WRITE
D15
D14
D13
D12
D11
D10
D9
D8
ACK. BY
AD1970
FRAME 4
REGISTER DATA UPPER BYTE
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
AD1970
STOP BY
MASTER
FRAME 5
REGISTER DATA LOWER BYTE
SCL
(CONTINUED)
SDA
(CONTINUED)
R/W
Figure 4. Sample of I
2
C Write Format (Control Register 1 Write)
0
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
MASTER
FRAME 5
REGISTER DATA BYTE
R/W
2
C
RI
0
SCL
(CONTINUED)
SDA
(CONTINUED)
0
1
0
0
AD1
AD0
REPEATED START
BY MASTER
FRAME 4
CHIP ADDRESS BYTE
ACK. BY
AD1970
STOP BY
MASTER
R/W
0
SCL
SDA
0
1
0
0
AD1
AD0
0
0
0
1
0
0
ACK. BY
AD1970
START BY
MASTER
FRAME 1
CHIP ADDRESS BYTE
FRAME 2
REGISTER ADDRESS UPPER BYTE
AD1970
0
0
0
1
0
0
0
0
ACK. BY
AD1970
FRAME 3
REGISTER ADDRESS LOWER BYTE
0
RREAD
2
C
I
R/W
Figure 5. Sample of I
2
C Read Format (Control Register 1 Read)
相關(guān)PDF資料
PDF描述
AD1970JSTZRL Digital BTSC Encoder with Integrated ADC and DAC
AD1981BLJST AC 97 SoundMAX Codec
AD1981BLJST-REEL AC 97 SoundMAX Codec
AD1981BLJSTZ AC 97 SoundMAX Codec
AD1981BLJSTZ-REEL AC 97 SoundMAX Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1970JSTZRL 功能描述:IC ENCODER BTSC W/CODEC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
AD1974 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC with PLL, 192 kHz, 24-Bit Codec
AD1974WBSTZ 制造商:Analog Devices 功能描述:
AD1974WBSTZ-RL 功能描述:ADC, Audio 24 bit 192k I2S 48-LQFP (7x7) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:ADC,音頻 分辨率(位):24 b 采樣率(每秒):192k 數(shù)據(jù)接口:I2S 電壓源:模擬和數(shù)字 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP(7x7) 標(biāo)準(zhǔn)包裝:2,000
AD1974YSTZ 功能描述:IC ADC 4CH W/ON-CHIP PLL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6