參數(shù)資料
型號(hào)： AD1895AYRSZRL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/24頁(yè)
文件大小： 0K
描述： IC SAMP-RATEHP/CONV 24BIT 28SSOP
標(biāo)準(zhǔn)包裝： 1,500
類型： 采樣率轉(zhuǎn)換器
應(yīng)用： 車載音頻，接收器，機(jī)頂盒
安裝類型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 帶卷 (TR)
REV. B
AD1895
–20–
Serial Data Ports—Data Format
The Serial Data Input Port Mode is set by the logic levels on the
SMODE_IN_0/SMODE_IN_1/SMODE_IN_2 pins. The serial
data input port modes available are left justified, I
2S, and right
justified (RJ), 16, 18, 20, or 24 bits, as defined in Table I.
Table I. Serial Data Input Port Mode
SMODE_IN_[0:2]
21
0
00
0Left Justified
00
1
I
2S
01
0Undefined
01
1Undefined
10
0Right Justified, 16 Bits
10
1Right Justified, 18 Bits
11
0Right Justified, 20 Bits
11
1Right Justified, 24 Bits
The Serial Data Output Port Mode is set by the logic levels on the
SMODE_OUT_0/SMODE_OUT_1 and WLNGTH_OUT_0/
WLNGTH_OUT_1 pins. The serial mode can be changed to left
justified, I
2S, right justified, or TDM as defined in the Table II. The
output word width can be set by using the WLNGTH_OUT_0/
WLNGTH_OUT_1 pins as shown in
Table III. When the output word width is less than 24 bits, dither is
added to the truncated bits. The Right-Justified Serial Data Out
Mode assumes 64 SCLK_O cycles per frame, divided evenly
for left and right. The AD1895 also supports 16-bit, 32-clock
packed input and output serial data in LJ, RJ, and I
2S format.
Table II. Serial Data Output Port Mode
SMODE_OUT_[0:2]
10
Interface Format
00
Left Justified (LJ)
01
I
2S
10
TDM Mode
11
Right Justified (RJ)
Table III. Word Width
WLNGTH_OUT_[0:1]
10
Word Width
00
24 Bits
01
20 Bits
10
18 Bits
11
16 Bits
The following timing diagrams show the serial mode formats.
MSB
1/
f
s
TDM MODE – 16 BITS TO 24 BITS PER CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
MSB
LSB
MSB
LSB
LRCLK
SCLK
SDATA
LRCLK
SCLK
SDATA
LRCLK
SCLK
SDATA
LRCLK
SCLK
SDATA
NOTES
1. LRCLK NORMALLY OPERATES AT ASSOCIATIVE INPUT OR OUTPUT SAMPLE FREQUENCY (
f
s)
2. SCLK FREQUENCY IS NORMALLY 64
LRCLK EXCEPT FOR TDM MODE, WHICH IS N
64
f
s,
WHERE N = NUMBER OF STEREO CHANNELS IN THE TDM CHAIN. IN MASTER MODE, N = 4
MSB
I2S MODE – 16 BITS TO 24 BITS PER CHANNEL
RIGHT-JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
LEFT-JUSTIFIED MODE – 16 BITS TO 24 BITS PER CHANNEL
Figure 10. Input/Output Serial Data Formats
Interface Format
相關(guān)PDF資料
PDF描述
AD1896AYRSZRL IC SAMP-RATEHP/CONV 24BIT 28SSOP
AD1940YSTZ IC DSP AUDIO 16CH/28BIT 48-LQFP
AD246JY IC CLK BUFF DVR 1:1 25KHZ 13-SIP
AD532SD IC MULTIPLIER +/-10V 14-CDIP
AD534TD IC PREC MULTIPLIER 14-CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1895YRS 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC S - Bulk
AD1895YRSRL 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC S - Bulk
AD1896 制造商:AD 制造商全稱:Analog Devices 功能描述:192 kHz Stereo Asynchronous Sample Rate Converter
AD1896AYRS 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC SAMPLE RATE CONV - Bulk 制造商:Analog Devices 功能描述:IC STEREO ASR CONVERTER
AD1896AYRSRL 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*