- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1895 (Analog Devices, Inc.) 3 V/5 V Digital Audio Receiver,External APLL(數(shù)字音頻接收器) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1895 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V/5 V Digital Audio Receiver,External APLL(數(shù)字音頻接收器) |
| 中文描述： | 3伏/ 5 V數(shù)字音頻接收器，外部美集（數(shù)字音頻接收器） |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 130K |
| 代理商： | AD1895 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD1895
REV. 0
–7–
SE RIAL DIGIT AL AUDIO T RANSMISSION ST ANDARDS
T he AD1895 can receive S/PDIF [Sony/Philips Digital Inter-
face Format], AES/EBU [Audio Engineering Society/European
Broadcasting Union, as known as AES3-1992], IEC-958 [Inter-
national Electrotechnical Commission] and CP-340 (EIAJ
[Electronic Industry Association of Japan] CP-1201) serial
streams. S/PDIF is a consumer audio standard and AES/EBU is
a professional audio standard; IEC-958 and CP-340 have both
consumer and professional definitions.
All of these digital audio serial communication schemes encode
audio data and audio control information using the biphase-
mark method. T his encoding method minimizes the dc content
of the transmitted signal, and allows the receiver to decode
clock information from the transmitted signal. As can be seen
from Figure 1, 1s in the original data end up with midcell tran-
sitions in the biphase-mark encoded data, while 0s in the origi-
nal data do not. Note that the biphase-mark encoded data
always has a transition between bit boundaries.
0
1
1
1
0
0
0
1
0
0
1
0
1
0
1
1
1
1
BIPHASE-MARK
DATA
DATA
CLOCK
(2 TIMES BIT RATE)
Figure 1. Biphase-Mark Encoding
Digital audio communication schemes use “preambles” to dis-
tinguish between channels (called “subframes”) and between
longer term control information blocks (called “frames”). Pre-
ambles are particular biphase-mark patterns which contain
encoding violations which allow the receiver to uniquely recog-
nize them. T hese patterns and their relationship to frames and
subframes are shown in Figures 2 and 3.
BIPHASE PATTERNS
11100010 OR 00011101
11100100 OR 00011011
11101000 OR 00010111
CHANNEL
X
Y
Z
LEFT
RIGHT
LEFT AND C.S. BLOCK START
Figure 2. Biphase-Mark Encoded Preambles
PREAMBLES
X LEFT CH Y RIGHT CH Z LEFT CH Y RIGHT CH X LEFT CH Y RIGHT CH X
SUB-
FRAME
FRAME 191
FRAME 0
FRAME 1
START OF CHANNEL STATUS BLOCK
SUB-
FRAME
Figure 3. Preambles, Frames and Subframes
T he biphase-mark encoding violations are shown in Figure 4.
Note that all three preambles include encoding violations.
Ordinarily, the biphase-mark encoding method results in a
polarity transition between bit boundaries.
PREAMBLE X
PREAMBLE Y
PREAMBLE Z
1
1
0
1
1
0
0
0
1
1
0
0
1
0
1
0
1
1
1
0
1
0
0
0
Figure 4. Preambles
As noted above, these serial digital audio communication
schemes are organized using a frame and subframe construction.
T here are two subframes per frame (ordinarily the left and right
channel). Each subframe includes the appropriate four-bit pre-
amble, four bits of “auxiliary” (aux) data, 20 bits of audio data
(LSB first), a “validity” bit, a “user” data bit, a channel status
bit, and an even parity bit. T he channel status bits and the user
bits accumulate over many frames to convey control informa-
tion. T he channel status bits accumulate over a 192 frame
period (called a channel status block). T he user bits accumulate
over 1176 frames when the interconnect is implementing the
so-called “subcode” scheme (EIAJ CP-2401). T he organization
of the channel status block, frames and subframes is shown in
Figure 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1970 | Digital BTSC Encoder with Integrated ADC and DAC |
| AD1970JSTZ | Digital BTSC Encoder with Integrated ADC and DAC |
| AD1970JSTZRL | Digital BTSC Encoder with Integrated ADC and DAC |
| AD1981BLJST | AC 97 SoundMAX Codec |
| AD1981BLJST-REEL | AC 97 SoundMAX Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1895AYRS | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC SAMPLE RATE CONV - Bulk 制造商:Analog Devices 功能描述:IC STEREO ASR CONVERTER |
| AD1895AYRSRL | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP T/R |
| AD1895AYRSZ | 功能描述:IC CONV SAMPLE RATE ASYNC 28SSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| AD1895AYRSZRL | 功能描述:IC SAMP-RATEHP/CONV 24BIT 28SSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| AD1895YRS | 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC S - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。