- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > AD10200BZ (Analog Devices Inc)IC ADC DUAL 12BIT 68-CLCC PDF資料下載
參數(shù)資料
| 型號： | AD10200BZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/20頁 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 68-CLCC |
| 標(biāo)準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 105M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 2.2W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-CLCC |
| 供應(yīng)商設(shè)備封裝： | 68-CLCC（24.13x24.13） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極 |
| 配用： | AD10200/PCB-ND - KIT EVAL PCB FOR AD10200 |
REV. A
AD10200
–11–
LAYOUT INFORMATION
The schematic of the evaluation board (Figure 8) represents
a typical implementation of the AD10200. The pinout of the
AD10200 is very straightforward and facilitates ease of use and
the implementation of high frequency/high resolution design
practices. It is recommended that high quality ceramic chip
capacitors be used to decouple each supply pin to ground directly
at the device. All capacitors can be standard high quality ceramic
chip capacitors.
Care should be taken when placing the digital output runs.
Because the digital outputs have such a high-slew rate, the
capacitive loading on the digital outputs should be minimized.
Circuit traces for the digital outputs should be kept short and
connect directly to the receiving gate. Internal circuitry buffers
the outputs of the ADC through a resistor network to eliminate
the need to externally isolate the device from the receiving gate.
Figure 8. Evaluation Board Mechanical Layout
EVALUATION BOARD
The AD10200 evaluation board (Figure 9) is designed to
provide optimal performance for evaluation of the AD10200
analog-to-digital converter. The board encompasses everything
needed to ensure the highest level of performance for evaluating
the AD10200. The board requires an analog input signal, encode
clock and power supply inputs. The clock is buffered on-board
to provide clocks for the latches. The digital outputs and out
clocks are available at the standard 40-pin connectors J1 and J2.
Power to the analog supply pins is connected via banana jacks.
The analog supply powers the associated components and the
analog section of the AD10200. The digital outputs of the
AD10200 are powered via banana jacks with 3.3 V. Contact the
factory if additional layout or applications assistance is required.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD10242BZ | IC ADC DUAL 12BIT 68-CLCC |
| AD10465BZ | IC ADC DUAL 14BIT 68-CLCC |
| AD13280AZ | IC ADC 12BIT 68CLCC |
| AD1377KD | IC ADC SNGL 16BIT 32-CDIP |
| AD1380KD | IC ADC SNGL 16BIT 32-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD10200PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD10201 | 制造商:Analog Devices 功能描述:DUAL, 12 BIT, 125 MSPS A/D CONVERTER MCM - Bulk |
| AD10201/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD10201 |
| AD10201AB | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel 385-Pin BGA |
| AD10201PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。