- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375227 > ACD2204S&P1 (ANADIGICS, Inc.) CATV/TV/Video Downconverter with Dual Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | ACD2204S&P1 |
| 廠商： | ANADIGICS, Inc. |
| 英文描述： | CATV/TV/Video Downconverter with Dual Synthesizer |
| 中文描述： | 有線電視/電視/視頻變頻器雙合成 |
| 文件頁(yè)數(shù)： | 8/20頁(yè) |
| 文件大?。?/td> | 350K |
| 代理商： | ACD2204S&P1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
8
PRELIMINARY DATA SHEET - Rev 1.0
04/2003
ACD2204
T
C
S
E
L
T
B
E
S
R
O
F
R
E
T
A
S
T
I
G
A
E
D
R
L
N
A
I
O
R
I
A
S
N
I
S
E
D
E
S
2
S
1
0
0
2
L
L
P
r
e
R
r
d
D
e
c
n
e
R
0
1
2
L
L
P
r
e
R
r
d
D
n
M
1
0
1
L
L
P
r
e
R
r
d
D
e
c
n
e
R
1
1
1
L
L
P
r
r
e
R
r
d
D
n
M
E
R
D
O
I
V
I
A
I
D
R
R
1
5
R
1
4
R
1
3
R
1
2
R
1
1
R
1
0
R
9
R
8
R
7
R
6
R
5
R
4
R
3
R
2
R
1
3
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
4
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
7
6
7
2
3
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
1
2
0
2
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
1
9
8
7
6
5
4
3
2
1
e
d
o
M
m
a
r
g
o
r
P
R
,
R
e
d
D
r
e
d
D
e
c
n
e
r
e
R
t
e
S
D
5
D
4
D
3
D
2
D
1
R
1
5
R
1
4
R
1
3
R
1
2
R
1
1
R
1
0
R
9
R
8
R
7
R
6
R
5
R
4
R
3
R
2
R
1
S
2
S
1
LOGIC PROGRAMMING
Notes:
Divide ratios less than 3 are prohibited.
LSB
MSB
Synthesizer Register Programming
The ACD2204 includes two PLL synthesizers. Each
synthesizer contains programmable Reference and
Main dividers, which allow a wide range of local
oscillator frequencies. The 22-bit registers that control
the dividers are programmed via a shared three-wire
bus, consisting of Data, Clock and Enable lines.
The data word for each register is entered serially
in order with the most significant bit (MSB) first and
the least significant bit (LSB) last. The rising edge
of the Clock pulse shifts each data value into the
register. The Enable line must be low for the duration
of the data entry, then set high to latch the data into
the register. (See Figure 4.)
Register Select Bits
The two least significant bits of each register are
register select bits that determine which register is
programmed during a particular data entry cycle.
Table 7 indicates the register select bit settings used
to program each of the available registers.
Table 7: Register Select Bits
Table 9: Reference Divider R Counter Bits
Table 8: Reference Divider Registers
Reference Divider Programming
The reference divider register for each synthesizer
consists of fifteen divider bits, five program mode
bits and the two register select bits, as shown in
Table 8. The fifteen divider bits allow a divide ratio
from 3 to 32767, inclusive, as shown in Table 9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACD2206 | ER 37C 37#16 PIN PLUG |
| ACF2101 | Low Noise, Dual SWITCHED INTEGRATOR |
| ACF2101BP | Low Noise, Dual SWITCHED INTEGRATOR |
| ACF2101BU | Low Noise, Dual SWITCHED INTEGRATOR |
| ACH16373DGG | JT 6C 6#12 PIN PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ACD2206 | 制造商:ANADIGICS 制造商全稱(chēng):ANADIGICS, Inc 功能描述:CATV/TV/VIDEO DOWNCONVERTER WITH DUAL SYNTHESIZER |
| ACD2206RS8P1 | 制造商:ANADIGICS Inc 功能描述:DOWNCONVERTER |
| ACD2206S8P1 | |
| ACD221RNM | 制造商:Eaton Corporation 功能描述:30A/2P Fusible Non-Metallic AC Disconnect 240V Nema 3R |
| ACD222URNM | 制造商:Eaton Corporation 功能描述:60A/2P Non-Fusible Non-Metallic AC Disconnect 240V Nema 3R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。