A6850 6 Allegro MicroSystems, LLC 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000;" />
參數(shù)資料
型號: A6850KLTR-T
廠商: Allegro Microsystems Inc
文件頁數(shù): 9/12頁
文件大小: 0K
描述: IC SWITCH INTERFACE 2CHAN 8-SOIC
標準包裝: 1
類型: 霍爾效應開關
輸入類型: 電壓
輸出類型: 電壓
接口: 2 線串口
電流 - 電源: 5mA
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 8-SOICN
包裝: 標準包裝
產品目錄頁面: 1141 (CN2011-ZH PDF)
其它名稱: 620-1185-6
Dual Channel Switch Interface IC
A6850
6
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Signal and Enable delays
When ENABLEx = 1, current signals applied to the OUTPUTx
pins will appear scaled and delayed on the SENSEx pins. The
transfer characteristic can be considered that of a low pass filter.
The response time definitions are given in figures 1 and 2, in the
Characteristic Performance section.
The rise time response is dependent on the effective capacitance
loading on the SENSEx pin.
The RC time constant,
, can be estimated using:
= RSENSEx (90 + CSENSE)
(2)
where RSENSEx is in kΩ and CSENSE is in pF; the result will
be in ns.
The 10% to 90% rise time, trLH, may be estimated from:
trLH= 2.2 ×
(3)
The small signal low pass filter bandwidth based on a single pole
response may be estimated using:
BW
= 350 / trLH
(4)
The result is in MHz when trLH is in ns.
If the values of trLH and tfHL are significantly different then a bet-
ter estimate may be given by:
BW
= 700 / (trLH + tfHL )
(5)
The result is in MHz when trLH and tfHL are in ns.
Each signal channel may be enabled or disabled individually via
their respective ENABLEx pins, as shown in table 1.
When a capacitor is added in parallel with the signal source con-
nected to an OUTPUTx pin, additional allowance must be made
for settling time caused by the inrush current needed to recharge a
partially, or fully discharged, capacitor which has decayed during
the disabled period.
During this time the current required may reach IOUTPUTM, the
current limit value for the OUTPUTx pins.
The effects will be most noticeable on a SENSEx pin and will
usually cause a signal overshoot as shown as tENsettle in figure 4.
Thermal Shutdown (TSD)
The A6850 protects itself from excessive heat damage by
disabling both outputs when the junction temperature, TJ , rises
above the TSD threshold (TTSD). The outputs will remain off
until the junction temperature falls below the TTSD level minus
the TSD hysteresis, TTSDhys.
Table 1. Enable/Disable Signal Channel Truth Table
EN1
EN2
IOU1
IOU2
SEN1
SEN2
L*
0000
HL
I1
0I1 / 10
0
LH
0
I2
0I2 / 10
HH
I1
I2
I1 / 10
I2 / 10
*Sleep mode
0 mA
0 V
50%
OUTPUTx
SENSEx
ENABLEx
tENsettle
tENdlyLH
Figure 4. Overshoot resulting from additional capacitance.
相關PDF資料
PDF描述
AC1226 IC THERMOCOUPLE COMPENSATOR 8DIP
AD1139K IC DAC SNGL 18BIT 32-CDIP
AD14060LBF-4 IC DSP CMOS 32BIT 308CQFP
AD1833AASTZ-REEL IC DAC AUDIO 24BIT 6CH 48LQFP
AD1835AASZ IC CODEC 2ADC/8DAC 24BIT 52-MQFP
相關代理商/技術參數(shù)
參數(shù)描述
A6852S/N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Hall Sensor IC
A6-853221 制造商:DWYER INSTRUMENTS 功能描述:A6-853221 SS PR SW 91-150 PSI
A6861KLPTR-T 功能描述:Motor Driver Power MOSFET Parallel 16-TSSOP-EP 制造商:allegro microsystems, llc 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 電機類型 - 步進:- 電機類型 - AC,DC:無刷 DC(BLDC),有刷直流 功能:控制器 - 換向,方向管理 輸出配置:前置驅動器 - 半橋(3) 接口:并聯(lián) 技術:功率 MOSFET 步進分辨率:- 應用:汽車級 電流 - 輸出:- 電壓 - 電源:4.5 V ~ 50 V 電壓 - 負載:- 工作溫度:-40°C ~ 150°C(TA) 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬)裸焊盤 供應商器件封裝:16-TSSOP-EP 標準包裝:1
A6862KLPTR-T 功能描述:High-Side Gate Driver IC Non-Inverting 16-TSSOP 制造商:allegro microsystems, llc 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 驅動配置:高壓側 通道類型:3 相 驅動器數(shù):3 柵極類型:N 溝道 MOSFET 電壓 - 電源:4.5 V ~ 50 V 邏輯電壓?- VIL,VIH:0.4V,0.7V 電流 - 峰值輸出(灌入,拉出):- 輸入類型:非反相 高壓側電壓 - 最大值(自舉):- 上升/下降時間(典型值):- 工作溫度:-40°C ~ 150°C(TJ) 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬)裸焊盤 供應商器件封裝:16-TSSOP 標準包裝:1
A68764-000 制造商:TE Connectivity 功能描述:VARISTOR 33V 250A DISC 5MM 制造商:TE Connectivity 功能描述:VARISTOR 33V 5MM STRAIGHT T/R