- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4490 > A54SX08A-1TQG144I (Microsemi SoC)IC FPGA SX 12K GATES 144-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | A54SX08A-1TQG144I |
| 廠商： | Microsemi SoC |
| 文件頁(yè)數(shù)： | 40/108頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SX 12K GATES 144-TQFP |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | SX-A |
| LAB/CLB數(shù)： | 768 |
| 輸入/輸出數(shù)： | 113 |
| 門(mén)數(shù)： | 12000 |
| 電源電壓： | 2.25 V ~ 5.25 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 144-LQFP |
| 供應(yīng)商設(shè)備封裝： | 144-TQFP（20x20） |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)
SX-A Family FPGAs
v5.3
2-17
Timing Characteristics
Timing characteristics for SX-A devices fall into three
categories: family-dependent, device-dependent, and
design-dependent.
The
input
and
output
buffer
characteristics are common to all SX-A family members.
Internal routing delays are device-dependent. Design
dependency means actual delays are not determined
until after placement and routing of the user’s design are
complete. The timing characteristics listed in this
datasheet represent sample timing numbers of the SX-A
devices. Design-specific delay values may be determined
by using Timer or performing simulation after successful
place-and-route with the Designer software.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most
timing-critical paths. Critical nets are determined by net
property assignment prior to placement and routing. Up
to 6 percent of the nets in a design may be designated as
critical, while 90 percent of the nets in a design are
typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows,
columns, or modules.
Long tracks employ three to five
antifuse connections. This increases capacitance and
resistance, resulting in longer net delays for macros
connected to long tracks. Typically, up to 6 percent of
tracks contribute approximately 4 ns to 8.4 ns delay. This
additional delay is represented statistically in higher
fanout routing delays.
Timing Derating
SX-A devices are manufactured with a CMOS process.
Therefore, device performance varies according to
temperature, voltage, and process changes. Minimum
timing parameters reflect maximum operating voltage,
minimum
operating
temperature,
and
best-case
processing.
Maximum
timing
parameters
reflect
minimum
operating
voltage,
maximum
operating
temperature, and worst-case processing.
Temperature and Voltage Derating Factors
Table 2-13 Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, TJ = 70°C, VCCA = 2.25 V)
VCCA
Junction Temperature (TJ)
–55°C
–40°C
0°C
25°C
70°C
85°C
125°C
2.250 V
0.790.800.870.89
1.001.04
1.14
2.500 V
0.740.750.820.83
0.940.97
1.07
2.750 V
0.680.690.750.77
0.870.90
0.99
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACM44DSES-S243 | CONN EDGECARD 88POS .156 EYELET |
| A54SX08A-2TQG144 | IC FPGA SX 12K GATES 144-TQFP |
| A54SX08A-1TQ144I | IC FPGA SX 12K GATES 144-TQFP |
| APA150-TQ100A | IC FPGA PROASIC+ 150K 100-TQFP |
| ABM44DSES-S243 | CONN EDGECARD 88POS .156 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A54SX08A-1TQG208 | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs |
| A54SX08A-1TQG208A | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs |
| A54SX08A-1TQG208B | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs |
| A54SX08A-1TQG208I | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs |
| A54SX08A-1TQG208M | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:SX-A Family FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。