Table 1-9 A54SX16P AC Specifications (3.3 V PCI Operation) Symbol P" />
參數(shù)資料
型號(hào)： A54SX08-1VQ100
廠商： Microsemi SoC
文件頁(yè)數(shù)： 9/64頁(yè)
文件大?。?/td> 0K
描述： IC FPGA SX 12K GATES 100-VQFP
標(biāo)準(zhǔn)包裝： 90
系列： SX
LAB/CLB數(shù)： 768
輸入/輸出數(shù)： 81
門數(shù)： 12000
電源電壓： 3 V ~ 3.6 V，4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 70°C
封裝/外殼： 100-TQFP
供應(yīng)商設(shè)備封裝： 100-VQFP（14x14）
SX Family FPGAs
v3.2
1-13
A54SX16P AC Specifications (3.3 V PCI Operation)
Table 1-9
A54SX16P AC Specifications (3.3 V PCI Operation)
Symbol Parameter
Condition
Min.
Max.
Units
IOH(AC)
Switching Current High
0 < VOUT ≤ 0.3VCC
1
mA
0.3VCC ≤ VOUT < 0.9VCC
1
–12VCC
mA
0.7VCC < VOUT < VCC
1, 2
–17.1 + (VCC – VOUT)
(Test Point)
VOUT = 0.7VCC
2
–32VCC
mA
IOL(AC)
Switching Current High
VCC > VOUT ≥ 0.6VCC
1
mA
0.6VCC > VOUT > 0.1VCC
1
16VCC
mA
0.18VCC > VOUT > 0
1, 2
26.7VOUT
mA
(Test Point)
VOUT = 0.18VCC
2
38VCC
ICL
Low Clamp Current
–3 < VIN ≤ –1
–25 + (VIN + 1)/0.015
mA
ICH
High Clamp Current
–3 < VIN ≤ –1
25 + (VIN – VOUT – 1)/0.015
mA
slewR
Output Rise Slew Rate3
0.2VCC to 0.6VCC load
1
4
V/ns
slewF
Output Fall Slew Rate3
0.6VCC to 0.2VCC load
1
4
V/ns
Notes:
1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be
one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to
CLK and RST# which are system outputs. “Switching Current High” specification are not relevant to SERR#, INTA#, INTB#,
INTC#, and INTD# which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums
(C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be
met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output
driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate
at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet
this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both
maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply
to open drain outputs.
1/2 in. max.
Pin
Output
Buffer
VCC
10 pF
1 k
Ω
1 k
Ω
相關(guān)PDF資料
PDF描述
A54SX08-1VQG100 IC FPGA SX 12K GATES 100-VQFP
A42MX16-PQG208 IC FPGA MX SGL CHIP 24K 208-PQFP
A42MX16-PQ208 IC FPGA MX SGL CHIP 24K 208-PQFP
A42MX09-3PQ100 IC FPGA MX SGL CHIP 14K 100-PQFP
EMC55DRSN-S273 CONN EDGECARD 110PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08-1VQ100I 功能描述:IC FPGA SX 12K GATES 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:SX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27）
A54SX08-1VQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A54SX08-1VQ208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-1VQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-1VQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*