參數(shù)資料
型號: A43P26161
廠商: AMIC Technology Corporation
英文描述: 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
中文描述: 100萬× 16位× 4個銀行的低功耗同步DRAM
文件頁數(shù): 6/44頁
文件大小: 1122K
代理商: A43P26161
A43P26161
PRELIMINARY
(July, 2005, Version 1.1)
5
AMIC Technology, Corp.
Decoupling Capacitance Guide Line
Recommended decoupling capacitance added to power line at board.
Parameter
Symbol
Value
Unit
Decoupling Capacitance between VDD and VSS
C
DC1
0.1 + 0.01
μ
F
Decoupling Capacitance between VDDQ and VSSQ
C
DC2
0.1 + 0.01
μ
F
Note:
1. VDD and VDDQ pins are separated each other.
All VDD pins are connected in chip. All VDDQ pins are connected in chip.
2. VSS and VSSQ pins are separated each other
All VSS pins are connected in chip. All VSSQ pins are connected in chip.
DC Electrical Characteristics
(Recommended operating condition unless otherwise noted, T
A
= 0oC to +70oC for commercial or T
A
= -40oC to +85oC for extended)
Speed
Symbol
Parameter
Test Conditions
-75
-95
Units
Note
I
cc1
Operating Current
(One Bank Active)
Burst Length = 1
t
RC
t
RC
(min), t
CC
t
CC
(min
)
, I
OL
= 0mA
40
mA
1
I
cc2
P
CKE
V
IL
(max), t
CC
= 15ns
0.3
I
cc2
PS
Precharge Standby Current
in power-down mode
CKE
V
IL
(max), t
CC
=
0.5
mA
I
CC2
N
CKE
V
IH
(min),
CS
V
IH
(min), t
CC
= 15ns
Input signals are changed one time during 30ns
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable.
5.5
I
CC2
NS
Precharge Standby Current
in non power-down mode
2
mA
I
CC3
P
CKE
V
IL
(max), t
CC
= 15ns
1.5
I
CC3
N
Active Standby current in
non power-down mode
(One Bank Active)
CKE
V
IH
(min),
CS
V
IH
(min), t
CC
= 15ns
Input signals are changed one time during 30ns
12
mA
I
CC4
Operating Current
(Burst Mode)
I
OL
= 0mA, Page Burst
All bank Activated, t
CCD
= t
CCD
(min)
50
mA
1
I
CC5
Refresh Current
t
RC
t
RC
(min)
90
mA
2
TCSR Range
<45
°
C
<70
°
C
<85
°
C
4 Banks
400
450
500
2 Banks
250
260
300
1 Banks
150
180
180
1/2 Bank
100
120
120
I
CC6
Self Refresh Current
CKE
0.2V
1/4 Bank
80
90
100
uA
I
CC7
Deep Power Down Current
CKE
0.2V
10
uA
Note:
1. Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2. Refresh period is 64ms. Addresses are changed only one time during t
CC
(min).
相關PDF資料
PDF描述
A43P26161G-75 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161V-95F 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161V-95U 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-75F OSC 3.3V SMT 7X5 CMOS
A43P26161G-75U 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
A43P26161G-75 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-75F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-75U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-75UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM