
40MX and 42MX FPGA Families
1- 20
R e v i sio n 1 1
3.3 V LVTTL Electrical Specifications
Table 1-13 3.3V LVTTL Electrical Specifications
Symbol
Parameter
Commercial
Commercial -F
Industrial
Military
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
VOH1
IOH = –4 mA
2.15
2.4
V
VOL1
IOL = 6 mA
0.4
0.48
V
VIL
–0.3
0.8
–0.3
0.8
–0.3
0.8
–0.3
0.8
V
VIH (40MX)
2.0
VCC + 0.3
2.0
VCC + 0.3
2.0
VCC + 0.3
2.0
VCC + 0.3
V
VIH (42MX)
2.0
VCCI + 0.3
2.0
VCCI + 0.3
2.0
VCCI + 0.3
2.0
VCCI + 0.3
V
IIL
–10
A
IIH
–10
A
Input Transition
Time, TR and TF
500
ns
CIO I/O
Capacitance
10
pF
Standby
Current, ICC2
A40MX02,
A40MX04
325
10
25
mA
A42MX09
5
25
mA
A42MX16
6
25
mA
A42MX24,
A42MX36
15
25
mA
Low-Power
Mode Standby
Current
42MX
devices only
0.5
ICC - 5.0
mA
IIO, I/O source
sink current
Notes:
1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.