- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4529 > A3PN250-ZVQG100I (Microsemi SoC)IC FPGA NANO 250K GATES 100-VQFP PDF資料下載
參數(shù)資料
| 型號： | A3PN250-ZVQG100I |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 102/114頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA NANO 250K GATES 100-VQFP |
| 標準包裝： | 90 |
| 系列： | ProASIC3 nano |
| RAM 位總計： | 36864 |
| 輸入/輸出數(shù)： | 68 |
| 門數(shù)： | 250000 |
| 電源電壓： | 1.425 V ~ 1.575 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-TQFP |
| 供應商設備封裝： | 100-VQFP（14x14） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Pin Descriptions and Packaging
3-2
Revision 11
gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG
interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to
GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is
insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can
be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals
will not be able to transition the device, even in bypass mode.
Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent
filtering capacitors rather than supplying them from a common rail.
VPUMP
Programming Supply Voltage
ProASIC3 devices support single-voltage ISP of the configuration flash and FlashROM. For
programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left
floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming
power supply voltage (VPUMP) range is listed in the datasheet.
When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of
oscillation from the charge pump circuitry.
For proper programming, 0.01 F and 0.33 F capacitors (both rated at 16 V) are to be connected in
parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.
Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent
filtering capacitors rather than supplying them from a common rail.
User Pins
I/O
User Input/Output
The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are
compatible with the I/O standard selected.
During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC
supplies continuously powered up, when the device transitions from programming to operating mode, the
I/Os are instantly configured to the desired user configuration.
Unused I/Os are configured as follows:
Output buffer is disabled (with tristate value of high impedance)
Input buffer is disabled (with tristate value of high impedance)
Weak pull-up is programmed
GL
Globals
GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the
global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have
identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.
See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power
Flash Devices and Mixed Signal FPGAs" chapter of the ProASIC3 nano Device Family User’s Guide. All
inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an
input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled
GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals.
The inputs to the global network are multiplexed, and only one input can be used as a global input.
Refer to the I/O Structure chapter of the ProASIC3 nano Device Family User’s Guide for an explanation
of the naming of global pins.
相關PDF資料 |
PDF描述 |
|---|---|
| A3PN250-VQG100I | IC FPGA NANO 250K GATES 100-VQFP |
| AMC22DRYS-S93 | CONN EDGECARD 44POS DIP .100 SLD |
| A3PN250-VQ100I | IC FPGA NANO 250K GATES 100-VQFP |
| AT25020AY1-10YU-1.8 | IC EEPROM 2KBIT 20MHZ 8MAP |
| A3PN250-ZVQ100I | IC FPGA NANO 250K GATES 100-VQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A3PT5012 | 制造商:OMRON AUTOMATION AND SAFETY 功能描述:2 SPLIT SCREEN HORZ 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:Heavy Duty Switches L.P.B. |
| A3PT-5012 | 功能描述:按鈕開關 L.P.B. RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0 |
| A3PT70402 | 制造商:OMRON AUTOMATION AND SAFETY 功能描述:SWITCH UNIT 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:Switch Push Button Round Button 5A 250VAC 250VDC Alternate Contact Quick Connect/Solder Panel Mount |
| A3PT-7040-2 | 功能描述:按鈕開關 L.P.B. RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0 |
| A3PT-90A12-24SA | 功能描述:Pushbutton Switch SPDT Standard, Illuminated Panel Mount, Snap-In 制造商:omron automation and safety 系列:A3P 包裝:散裝 零件狀態(tài):有效 類型:標準，發(fā)光式 電路:SPDT 開關功能:開-瞬時 額定電流:5A（AC），4A（DC） 額定電壓 - AC:125V 額定電壓 - DC:30V 致動器類型:圓形，按鈕 顏色 - 致動器/蓋帽:藍 照明類型，顏色:LED，藍 照明電壓（標稱值）:24 VAC/DC 安裝類型:面板安裝，卡入式 端子類型:焊接，快速連接 - 0.110"（2.8mm） 侵入防護:IP40 特性:- 面板開口尺寸:圓形 - 29.00mm 直徑 工作溫度:-10°C ~ 50°C 機械壽命:1，000，000 次循環(huán) 電氣壽命:100，000 次循環(huán) 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。