2-4 Revision 11 Internal Power-Up Activation Sequence 1. Core 2. Input buffers 3. Output buf" />
鍙冩暩璩囨枡
鍨嬭櫉锛� A3PN250-ZVQG100
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩锛� 25/114闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA NANO 250K GATES 100-VQFP
妯欐簴鍖呰锛� 90
绯诲垪锛� ProASIC3 nano
RAM 浣嶇附瑷堬細 36864
杓稿叆/杓稿嚭鏁革細 68
闁€鏁革細 250000
闆绘簮闆诲锛� 1.425 V ~ 1.575 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 100-TQFP
渚涙噳鍟嗚ō鍌欏皝瑁濓細 100-VQFP锛�14x14锛�
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�鐣跺墠绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�
ProASIC3 nano DC and Switching Characteristics
2-4
Revision 11
Internal Power-Up Activation Sequence
1. Core
2. Input buffers
3. Output buffers, after 200 ns delay from input buffer activation
Figure 2-1 I/O State as a Function of VCCI and VCC Voltage Levels
Region 1: I/O buffers are OFF
Region 2: I/O buffers are ON.
I/Os are functional but slower because
VCCI / VCC are below specification.
For the same reason, input
buffers do not meet VIH / VIL levels, and
output buffers do not meet VOH / VOL levels.
Min VCCI datasheet specification
voltage at a selected I/O
standard; i.e., 1.425 V or 1.7 V
or 2.3 V or 3.0 V
VCC
VCC = 1.425 V
Region 1: I/O Buffers are OFF
Activation trip point:
Va = 0.85 V 卤 0.25 V
Deactivation trip point:
Vd = 0.75 V 卤 0.25 V
Activation trip point:
Va = 0.9 V 卤 0.3 V
Deactivation trip point:
Vd = 0.8 V 卤 0.3 V
VCC = 1.575 V
Region 5: I/O buffers are ON
and power supplies are within
specification.
I/Os meet the entire datasheet
and timer specifications for
speed, VIH / VIL , VOH / VOL , etc.
Region 4: I/O
buffers are ON.
I/Os are functional
but slower because VCCI
is below specification. For the
same reason, input buffers do
not meet VIH / VIL levels, and output
buffers do not meet VOH/VOL levels.
where VT can be from 0.58 V to 0.9 V (typically 0.75 V)
VCCI
Region 3: I/O buffers are ON.
I/Os are functional; I/O DC
specifications are met,
but I/Os are slower because
the VCC is below specification.
VCC = VCCI + VT
鐩搁棞PDF璩囨枡
PDF鎻忚堪
A3PN250-ZVQ100 IC FPGA NANO 250K GATES 100-VQFP
BR93L46F-WE2 IC EEPROM 1KBIT 2MHZ 8SOP
AGLN030V2-ZCSG81I IC FPGA NANO 1KB 30K 81-CSP
A3P125-1VQ100 IC FPGA 1KB FLASH 125K 100-VQFP
A3P125-1VQG100 IC FPGA 1KB FLASH 125K 100-VQFP
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�
鍙冩暩鎻忚堪
A3PN250-ZVQG100I 鍔熻兘鎻忚堪:IC FPGA NANO 250K GATES 100-VQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3 nano 妯欐簴鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�:- 閭忚集鍏冧欢/鍠厓鏁�:792 RAM 浣嶇附瑷�:- 杓稿叆/杓稿嚭鏁�:120 闁€鏁�:30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳鍟嗚ō鍌欏皝瑁�:289-CSP锛�14x14锛�
A3PT5012 鍒堕€犲晢:OMRON AUTOMATION AND SAFETY 鍔熻兘鎻忚堪:2 SPLIT SCREEN HORZ 鍒堕€犲晢:OMRON INDUSTRIAL AUTOMATION 鍔熻兘鎻忚堪:Heavy Duty Switches L.P.B.
A3PT-5012 鍔熻兘鎻忚堪:鎸夐垥闁嬮棞 L.P.B. RoHS:鍚� 鍒堕€犲晢:C&K Components 瑙搁粸褰㈠紡:2 NC - 2 NO 闁嬮棞鍔熻兘:ON ? OFF 闆绘祦椤嶅畾鍊�:4 A 闆诲椤嶅畾鍊� AC:12 V to 250 V 闆诲椤嶅畾鍊� DC:12 V to 50 V 鍔熺巼椤嶅畾鍊�: 瀹夎棰ㄦ牸:Through Hole 鐓ф槑:Illuminated 鐓ф槑椤忚壊:None IP 绛夌礆:IP 40 绔帴椤炲瀷:Solder 瑙搁粸闆婚崓:Silver 鍩�(zh铆)琛屽櫒:Square 钃嬮鑹�: 灏佽: 鍙噧鎬х瓑绱�:UL 94 V-0
A3PT70402 鍒堕€犲晢:OMRON AUTOMATION AND SAFETY 鍔熻兘鎻忚堪:SWITCH UNIT 鍒堕€犲晢:OMRON INDUSTRIAL AUTOMATION 鍔熻兘鎻忚堪:Switch Push Button Round Button 5A 250VAC 250VDC Alternate Contact Quick Connect/Solder Panel Mount
A3PT-7040-2 鍔熻兘鎻忚堪:鎸夐垥闁嬮棞 L.P.B. RoHS:鍚� 鍒堕€犲晢:C&K Components 瑙搁粸褰㈠紡:2 NC - 2 NO 闁嬮棞鍔熻兘:ON ? OFF 闆绘祦椤嶅畾鍊�:4 A 闆诲椤嶅畾鍊� AC:12 V to 250 V 闆诲椤嶅畾鍊� DC:12 V to 50 V 鍔熺巼椤嶅畾鍊�: 瀹夎棰ㄦ牸:Through Hole 鐓ф槑:Illuminated 鐓ф槑椤忚壊:None IP 绛夌礆:IP 40 绔帴椤炲瀷:Solder 瑙搁粸闆婚崓:Silver 鍩�(zh铆)琛屽櫒:Square 钃嬮鑹�: 灏佽: 鍙噧鎬х瓑绱�:UL 94 V-0