
A31W33128 Series
PRELIMINARY
(December, 2000, Version 0.1)
9
AMIC Technology, Inc
Commands Table
Bit pattern
Command
A0
0
E
1
R/W D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
1
0
Comment
Set Display ON/OFF
1
1
1
0
1
D0:0 Display OFF: Display goes out, regardless
of the content of the display
data RAM
D0:1 Display ON: Normal Display
Set Display Start Line
0
1
0
0
1
Display start line address
Sets the line address of the display data
RAM output to COM1
0
1
1
Page Address
Sets the page address of the display data
RAM. Page 8 is assigned to the icon display
0
0
1 0
Upper 3 bits of
Column
Address
0
0
0
Lower 4 bits of the
Column Address
Address
Status
Status Read
Write Data in
Display Data RAM
Read Data from
Display Data RAM
RAM
0
1
0
0
0
0
0
1
column address
D0:0 Normal: Column addresses 00 to 7FH
Page Address Set
0
1
0
1
Upper 3 bits of Column
Address Set
0
1
0
0
Sets upper 3 bits of the display data RAM
Column Address
Lower 4 bits of the
Column Address Set
Status Read
Display Data
Write
Display Data
Read
ADC Select
0
1
0
0
Lower 4 bits of display data RAM column
0
1
0
1
1
0
Writes data of D0 to D7 in the display data RAM
1
0
1
Reads data from D0 to D7 from the display data
0
1
0
1
Reverses upper or lower display data RAM
correspond to segment outputs 1
to 128
D0:1 Reverse: Column addresses 00 to 7FH
correspond to segment outputs
128 to 1
D0:0 Normal : “1” makes the display be lit
D0:1 Reverse : “0” makes the display be lit
The icon display is not reversed
D0:0 Normal Display
D0:1 Display All-Lit
D0:0 1/17 Duty
D0:1 1/33 Duty
D1:0 Common output order: In a numerical order
D1:1 Common output order: Alternate output to
right and left of the chip.
Increments display data RAM column
address only during writing
Read Modify Write Release.
It does not affect the contents of the display data
RAM.
After resetting, display starts according to the
reset value:
1.Resets the display start line register to the
1st line.
2.Resets the column address counter to
address 0.
3.Resets the page address counter to page 0.
4.Clears the serial interface counter.
5.Turns OFF the Read Modify Write.
Display
Normal/Reverse
0
1
0
1
0
1
0
0
1
1
0
1
Display All-Lit ON/OFF 0
1
0
1
0
1
0
0
1
0
0
1
0
1
1
Duty Selection/
Alternate Common
Output
0
1
0
1
0
1
0
1
0
*
0
1
Read Modify Write
0
1
0
1
1
1
0
0
0
0
0
End
Reset
0
0
1
1
0
0
1
1
1
1
1
1
0
0
1
0
1
0
1
1
0
0