參數(shù)資料
型號(hào): A1425A-VQG100I
廠商: Microsemi SoC
文件頁數(shù): 7/90頁
文件大?。?/td> 0K
描述: IC FPGA 2500 GATES 100-VQFP
產(chǎn)品變化通告: A1425A Family Discontinuation 23/Jan/2012
標(biāo)準(zhǔn)包裝: 90
系列: ACT™ 3
LAB/CLB數(shù): 310
輸入/輸出數(shù): 83
門數(shù): 2500
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -7
Antifuse Connections
An antifuse is a “normally open” structure as opposed to the normally closed fuse structure used in
PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly
testable structures as well as an efficient programming architecture. The structure is highly testable
because there are no preexisting connections; temporary connections can be made using pass
transistors. These temporary connections can isolate individual antifuses to be programmed as well as
isolate individual circuit structures to be tested. This can be done both before and after programming. For
example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the
functionality of all logic modules can be verified.
Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical
structure of the antifuse is identical in each case; only the usage differs.)
Table 2-1 shows four types of antifuses.
Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on
Module Interface
Connections to Logic and I/O modules are made through vertical segments that connect to the module
inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.
Module Input Connections
The tracks dedicated to module inputs are segmented by pass transistors in each module row. During
normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the
inputs of the module directly above or below it. During certain test modes, the pass transistors are active
to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the
channel below. The logic modules are arranged such that half of the inputs are connected to the channel
above and half of the inputs to segments in the channel below, as shown in Figure 2-9.
Table 2-1 Antifuse Types
Type
Description
XF
Horizontal-to-vertical connection
HF
Horizontal-to-horizontal connection
VF
Vertical-to-vertical connection
FF
"Fast" vertical connection
Figure 2-9
Logic Module Routing Interface
Y+2
Y+1
A1 D10 D11
B1 B0
D01 D00
Y-1
Y-2
LVTs
Y+2
Y+1
Y
Y-1
Y-2
C-Modules
S-Modules
D10
B0
A0 D11 A1
B1 D01
A0
Y
相關(guān)PDF資料
PDF描述
A1425A-VQ100C IC FPGA 2500 GATES 100-VQFP
IDT71V416S12BEG8 IC SRAM 4MBIT 12NS 48FBGA
HMC65DRTS-S734 CONN EDGECARD 130PS DIP .100 SLD
HMC65DRES-S734 CONN EDGECARD 130PS .100 EYELET
AMC36DRXI-S734 CONN EDGECARD 72POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1425LK 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:否 類別:傳感器,轉(zhuǎn)換器 >> 磁性 - 霍爾效應(yīng),數(shù)字式開關(guān),線性,羅盤 (IC) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉(zhuǎn) 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點(diǎn):可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425LK-T 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:是 類別:傳感器,轉(zhuǎn)換器 >> 磁性 - 霍爾效應(yīng),數(shù)字式開關(guān),線性,羅盤 (IC) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉(zhuǎn) 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點(diǎn):可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425-PQ160C 制造商:Microsemi SOC Products Group 功能描述:
A1428AG1 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm
A1428AG2 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm