參數(shù)資料
型號: A1425A-VQG100I
廠商: Microsemi SoC
文件頁數(shù): 5/90頁
文件大小: 0K
描述: IC FPGA 2500 GATES 100-VQFP
產品變化通告: A1425A Family Discontinuation 23/Jan/2012
標準包裝: 90
系列: ACT™ 3
LAB/CLB數(shù): 310
輸入/輸出數(shù): 83
門數(shù): 2500
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-TQFP
供應商設備封裝: 100-VQFP(14x14)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -5
Dedicated Clocks
Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed
performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad
Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the
array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by
special I/Os.
The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock
module (CLKMOD) that selects the source of the clock signal and may be driven as follows (Figure 2-6):
Externally from the CLKA pad
Externally from the CLKB pad
Internally from the CLKINA input
Internally from the CLKINB input
The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal
clock track are located in each horizontal routing channel. The function of the clock module is determined
by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of
the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally
generated clock signal to a clock network. Since both clock networks are identical, the user does not care
whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like
resets, output enables, or data enables. This saves logic modules and results in performance increases
in some cases.
Routing Structure
The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O
modules. These routing tracks are metal interconnects that may either be of continuous length or broken
into segments. Segments can be joined together at the ends using antifuses to increase their lengths up
to the full length of the track.
Figure 2-6
Clock Networks
CLKB
CLKA
FROM
PADS
CLOCK
DRIVERS
CLKMOD
CLKINB
CLKINA
S0
S1
INTERNAL
SIGNAL
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
CLOCK TRACKS
相關PDF資料
PDF描述
A1425A-VQ100C IC FPGA 2500 GATES 100-VQFP
IDT71V416S12BEG8 IC SRAM 4MBIT 12NS 48FBGA
HMC65DRTS-S734 CONN EDGECARD 130PS DIP .100 SLD
HMC65DRES-S734 CONN EDGECARD 130PS .100 EYELET
AMC36DRXI-S734 CONN EDGECARD 72POS DIP .100 SLD
相關代理商/技術參數(shù)
參數(shù)描述
A1425LK 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:否 類別:傳感器,轉換器 >> 磁性 - 霍爾效應,數(shù)字式開關,線性,羅盤 (IC) 系列:- 標準包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點:可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應商設備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425LK-T 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:是 類別:傳感器,轉換器 >> 磁性 - 霍爾效應,數(shù)字式開關,線性,羅盤 (IC) 系列:- 標準包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點:可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應商設備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425-PQ160C 制造商:Microsemi SOC Products Group 功能描述:
A1428AG1 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm
A1428AG2 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm