參數(shù)資料
型號(hào)： A1415A-1VQG100I
廠商： Microsemi SoC
文件頁(yè)數(shù)： 14/90頁(yè)
文件大?。?/td> 0K
描述： IC FPGA 1500 GATES 100-VQFP
標(biāo)準(zhǔn)包裝： 90
系列： ACT™ 3
LAB/CLB數(shù)： 200
輸入/輸出數(shù)： 80
門數(shù)： 1500
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 100-TQFP
供應(yīng)商設(shè)備封裝： 100-VQFP（14x14）
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 - 13
Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for
each circuit component of interest. Measurements have been made over a range of frequencies at a
fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used
over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.
To calculate the active power dissipated from the complete design, the switching frequency of each part
of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.
Power =VCC2 * [(m * CEQM * fm)modules + (n * CEQI * fn) inputs
+ (p * (CEQO+ CL) * fp)outputs
+ 0.5 * (q1 * CEQCR * fq1)routed_Clk1 + (r1 * fq1)routed_Clk1
+ 0.5 * (q2 * CEQCR * fq2)routed_Clk2
+ (r2 * fq2)routed_Clk2 + 0.5 * (s1 * CEQCD * fs1)dedicated_Clk
+ (s2 * CEQCI * fs2)IO_Clk]
EQ 5
Where:
m = Number of logic modules switching at fm
n = Number of input buffers switching at fn
p = Number of output buffers switching at fp
q1 = Number of clock loads on the first routed array clock
q2 = Number of clock loads on the second routed array clock
r1 = Fixed capacitance due to first routed array clock
r2 = Fixed capacitance due to second routed array clock
s1 = Fixed number of clock loads on the dedicated array clock
s2 = Fixed number of clock loads on the dedicated I/O clock
CEQM = Equivalent capacitance of logic modules in pF
CEQI = Equivalent capacitance of input buffers in pF
CEQO = Equivalent capacitance of output buffers in pF
CEQCR = Equivalent capacitance of routed array clock in pF
CEQCD = Equivalent capacitance of dedicated array clock in pF
CEQCI = Equivalent capacitance of dedicated I/O clock in pF
CL = Output lead capacitance in pF
fm = Average logic module switching rate in MHz
fn = Average input buffer switching rate in MHz
fp = Average output buffer switching rate in MHz
fq1 = Average first routed array clock rate in MHz
fq2 = Average second routed array clock rate in MHz
fs1 = Average dedicated array clock rate in MHz
fs2 = Average dedicated I/O clock rate in MHz
Table 2-10 CEQ Values for Microsemi FPGAs
Item
CEQ Value
Modules (CEQM)
6.7
Input Buffers (CEQI)7.2
Output Buffers (CEQO)
10.4
Routed Array Clock Buffer Loads (CEQCR)
1.6
Dedicated Clock Buffer Loads (CEQCD)
0.7
I/O Clock Buffer Loads (CEQCI)
0.9
相關(guān)PDF資料
PDF描述
EP4CGX75CF23I7N IC CYCLONE IV GX FPGA 75K 484FBG
EP4CGX75CF23C6N IC CYCLONE IV GX FPGA 75K 484FBG
EMC60DRXN-S734 CONN EDGECARD 120PS DIP .100 SLD
24FC64-I/SM IC EEPROM 64KBIT 1MHZ 8SOIC
EMC60DRXH-S734 CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1415A-1VQG100M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 150MHZ 0.8UM 5V 100VQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 1500 GATES 100-VQFP MIL 制造商:Microsemi Corporation 功能描述:IC FPGA 80 I/O 100VQFP
A1415A-2PL84C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 200MHZ 0.8UM 5V 84PLCC - Rail/Tube
A1415A-2PL84I 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 200MHZ 0.8UM 5V 84PLCC - Rail/Tube
A1415A-2PLG84C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 200MHZ 0.8UM 5V 84PLCC - Rail/Tube
A1415A-2PLG84I 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 200MHZ 0.8UM 5V 84PLCC - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*