參數(shù)資料
型號(hào)： 9LPRS480YKLFT
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時(shí)鐘產(chǎn)生/分配
英文描述： PROC SPECIFIC CLOCK GENERATOR, PQCC64
封裝： ROHS COMPLIANT, PLASTIC, MLF-64
文件頁數(shù)： 9/25頁
文件大?。?/td> 249K
代理商： 9LPRS480YKLFT
17
Integrated
Circuit
Systems, Inc.
ICS9LPRS480
1391D—02/02/09
SMBus Table: Latched Input Readback Output Enable Control Register
Byte
0
Name
Description
Type
0
1
Default
Bit 7
SEL_HTT66 readback
Hypertransport Select
R
100MHz Differential HTT
clock
66 MHz 3.3V Single-
ended HTT clock
Latch
Bit 6
SEL_SATA readback
SATA Select
R
SRC6/SATA pair is SRC
SS capable output
SRC6/SATA pair is
SATA non-spread
output
Latch
Bit 5
REF0_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 4
REF1_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 3
REF2_OE
Output Enable
RW
Hi-Z
Enabled
1
Bit 2
0
Bit 1
48MHz_0_OE
Output Enable
RW
Low
Enabled
1
Bit 0
SS_Enable
Spread Spectrum Enable
(CPU, SRC, SB_SRC,
ATIG)
RW
Spread Off
Spread On
0
SMBus Table:Output Enable Control Register
Byte
1
Name
Control Function
Type
0
1
Default
Bit 7
SRC7/27MHz_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 6
SRC6/SATA_OE Enable
Output Enable
RW
Low/Low
Enabled
1
Bit 5
0
Bit 4
SRC4_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 3
SRC3_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 2
SRC2_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 1
SRC1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 0
SRC0_OE
Output Enable
RW
Low/Low
Enabled
1
SMBus Table: Output Enable and 48MHz Slew Rate Control Register
Byte
2
Name
Control Function
Type
0
1
Default
Bit 7
SB_SRC1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 6
SB_SRC0_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 5
1
Bit 4
1
Bit 3
ATIG1_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 2
ATIG0_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 1
27MHz_SS_Enable
Spread Spectrum Enable
27MHz_SS
RW
Spread Off
Spread On
0
Bit 0
Reserved
RW
-
X
SMBus Table: CPU/HTT Frequency Control Register
Byte
3
Name
Control Function
Type
0
1
Default
Bit 7
CPU0_OE
Output enable
RW
Low/Low
Enable
1
Bit 6
SEL_27 readback
SRC7/27MHz Select
R
SRC7 Output
27MHz Output
Latch
Bit 5
1
Bit 4
HTT/66MHz_OE
Output Enable
RW
Low/Low
Enabled
1
Bit 3
CPU_FS3
CPU Frequency Select
RW
0
Bit 2
CPU_FS2
CPU Frequency Select
RW
1
Bit 1
CPU_FS1
CPU Frequency Select
RW
1
Bit 0
CPU_FS0
CPU Frequency Select LSB
RW
1
48MHz_0_Slew Rate
RW
See CPU/HTT/SRC/ATIG Frequency Select
Table
Default value corresponds to 200MHz.
Note that the HTT frequency tracks the CPU
frequency.
These bits program the slew rate of the single
ended outputs. The maximum slew rate is
1.9V/ns and the minimum slew rate is 1.1V/ns.
The slew rate selection is as follows:
11 = 1.9V/ns
10 = 1.6V/ns
01 = 1.1V/ns
00 = tristated
Slew Rate Control
Reserved
相關(guān)PDF資料
PDF描述
9LPRS501SKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64
9LPRS501YKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64
9LPRS502YFLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS502YGLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS502YKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9LPRS483AGLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS483AGLF GENERAL PURPOSE SEMICONDUCTORS - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS483AGLF General Purpose Semiconductors
9LPRS485DGLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS485DGLFT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS489CGLFT 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS489CGLFT GENERAL PURPOSE SEMICONDUCTORS - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS489CGLFT General Purpose Semiconductors
9LPRS501HGLF 制造商:Integrated Device Technology Inc 功能描述:PC CLOCK. TSSOP64 - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*