- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25569 > 9LP525BF-2LFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 9LP525BF-2LFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, 0.025 INCH PITCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁數(shù)： | 14/21頁 |
| 文件大?。?/td> | 226K |
| 代理商： | 9LP525BF-2LFT |
ICS9LP525-2
PC MAIN CLOCK
21
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775
For Tech Support
408-284-6578
pcclockhelp@idt.com
Corporate Headquarters
Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)
Asia Pacific and Japan
Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505
Europe
IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372 363 339
2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated
Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks
or registered trademarks used to identify products or services of their respective owners.
Printed in USA
TM
Revision History
Rev.
Issue Date Description
Page #
A
6/23/2008
Going to Release
-
B
8/8/2008
1. Updated Pin Description
2. Added Byte 29 for Slew Rate control
2-3, 17
C
10/10/2008
1) Byte 11, bit 5 is now reserved.
2) Byte 29, bits 7:6 default to 0.8X slew rate (‘10’)
3) Removed reference to STOP drive mode in Power management table.
4) Corrected REF slew rate control from Byte 29b3 to Byte 29b2.
5) Clarified description of Byte 11, bits 2 and 3 to reflect CK505 ME clock selection table.
6) Marked as Reserved all bits that are not in the 56-pin version of the device
Various
D
4/28/2009
1) updated tables 2, 6 and 7 to clarify interaction of Config Modes with SRC1
2) Updated ordering revision to A.
10, 11,
19, 20
E
4/30/2009
Updated ordering revision.
19,20
F
11/8/2010
Removed last time buy statement
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9LPR501SGLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64 |
| 9LPR501SGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64 |
| 9LPR501YGT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64 |
| 9LPR502YGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS365BKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9LP525BG-2LF | 功能描述:時(shí)鐘合成器/抖動清除器 CK505 PCIe Gen2 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LP525BG-2LFT | 功能描述:時(shí)鐘合成器/抖動清除器 CK505 PCIe Gen2 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPC01781 | 制造商:Denon 功能描述:BUTTON POWERAVR-600 |
| 9LPH02002 | 制造商:Denon 功能描述:DISPLAY SHEETD-C30 |
| 9LPH02481 | 制造商:Denon 功能描述:F/PANELD-C30 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。