- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25565 > 9EX21831AKLFT (INTEGRATED DEVICE TECHNOLOGY INC) 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 PDF資料下載
參數(shù)資料
| 型號： | 9EX21831AKLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MLF-72 |
| 文件頁數(shù)： | 12/17頁 |
| 文件大小： | 179K |
| 代理商： | 9EX21831AKLFT |
IDT
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen3
1678A—07/13/10
9EX21831
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen3
4
Pin Description (Continued)
37
DIF_0
OUT
0.7V differential true clock output
38
DIF_0#
OUT
0.7V differential complement clock output
39
DIF_1
OUT
0.7V differential true clock output
40
DIF_1#
OUT
0.7V differential complement clock output
41
DIF_2
OUT
0.7V differential true clock output
42
DIF_2#
OUT
0.7V differential complement clock output
43
VDD
PWR
Power supply, nominal 3.3V
44
GND
PWR
Ground pin.
45
DIF_3
OUT
0.7V differential true clock output
46
DIF_3#
OUT
0.7V differential complement clock output
47
DIF_4
OUT
0.7V differential true clock output
48
DIF_4#
OUT
0.7V differential complement clock output
49
OE5#
IN
Active low input for enabling DIF pair 5.
1 = tri-state outputs, 0 = enable outputs
50
DIF_5
OUT
0.7V differential true clock output
51
DIF_5#
OUT
0.7V differential complement clock output
52
OE6#
IN
Active low input for enabling DIF pair 6.
1 = tri-state outputs, 0 = enable outputs
53
DIF_6
OUT
0.7V differential true clock output
54
DIF_6#
OUT
0.7V differential complement clock output
55
VDD
PWR
Power supply, nominal 3.3V
56
OE7#
IN
Active low input for enabling DIF pair 7.
1 = tri-state outputs, 0 = enable outputs
57
DIF_7
OUT
0.7V differential true clock output
58
DIF_7#
OUT
0.7V differential complement clock output
59
OE8#
IN
Active low input for enabling DIF pair 8.
1 = tri-state outputs, 0 = enable outputs
60
DIF_8
OUT
0.7V differential true clock output
61
DIF_8#
OUT
0.7V differential complement clock output
62
VDD
PWR
Power supply, nominal 3.3V
63
HIBW_BYPM_LOBW#
IN
Trilevel input to select High BW, Bypass Mode or Low BW.
0 = Low BW Mode, Mid= Bypass Mode, 1 = High Bandwidth
64
SMBCLK
IN
Clock pin of SMBUS circuitry, 5V tolerant
65
SMBDAT
I/O
Data pin of SMBUS circuitry, 5V tolerant
66
SMB_A1
IN
SMBus address bit 1
67
SMB_A0
IN
SMBus address bit 0 (LSB)
68
SEL_A_B#
IN
Input to select differential input clock A or differential input clock B.
0 = Input B selected, 1 = Input A selected.
69
CKPWRGD/PD#
IN
Notifies the clock to sample latched inputs on the rising edge, and to power down on the falling
edge.
70
DIF_9
OUT
0.7V differential true clock output
71
DIF_9#
OUT
0.7V differential complement clock output
72
OE9#
IN
Active low input for enabling DIF pair 9.
1 = tri-state outputs, 0 = enable outputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9EX21831AKLF | 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 |
| 9FG104DGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG104DFLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG104DGILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 9FG104DFILFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9EZCA0100000000 | 制造商:Eaton Corporation 功能描述:9E 20 & 30 kVA IAC - Tie for 1+1 Redundant with Maintenance Bypass |
| 9F-110 | 制造商:NA 功能描述: |
| 9F33U0 | 制造商:Thomas & Betts 功能描述:30A,PLG,REV,3P3W,DG,U0,600VAC, |
| 9F33U1 | 制造商:Thomas & Betts 功能描述:30A,PLG,REV,2P3W,DG,U1,125V |
| 9F33U2 | 制造商:Thomas & Betts 功能描述:30A,PLG,REV,2P3W,DG,U2,3P250VAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。