- 您現(xiàn)在的位置：買賣IC網 > PDF目錄25564 > 9DB1904BKLFT (INTEGRATED DEVICE TECHNOLOGY INC) 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 PDF資料下載
參數(shù)資料
| 型號： | 9DB1904BKLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MLF-72 |
| 文件頁數(shù)： | 17/18頁 |
| 文件大?。?/td> | 173K |
| 代理商： | 9DB1904BKLFT |
IDT
19 Output Differential Buffer for PCIe Gen2 and QPI
1607C—04/19/11
9DB1904B
19 Output Differential Buffer for PCIe Gen2 and QPI
8
Electrical Characteristics - Output Duty Cycle, Jitter, Skew and PLL Characterisitics
TA = TCOM; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
-3dB point in High BW Mode
2
3
4
MHz
1
-3dB point in Low BW Mode
0.7
1
1.4
MHz
1
PLL Jitter Peaking
tJPEAK
Peak Pass band Gain
1.4
2
dB
1
Duty Cycle
tDC
Measured differentially, PLL Mode
45
49.5
55
%
1,2
Duty Cycle Distortion
tDCD
Measured differentially, Bypass Mode
@100MHz
-2
1
2
%
1,2,5
tpdBYP
Bypass Mode, nominal value @ 25°C, 3.3V,
VT = 50%
2500
3700
4500
ps
1,2,4
tpdPLL
PLL Mode, nominal value @ 25°C, 3.3V,
VT = 50%
100
300
500
ps
1,2,3
DIF_IN, DIF [x:0]
Δt
pd_BYP
Input-to-Output Skew Variation in Bypass
mode
(over specified voltage / temperature operating
ranges)
|500|
|600|
ps
1,2,4,6,7,
8,9,13
DIF_IN, DIF [x:0]
Δt
pd_PLL
Input-to-Output Skew Variation in PLL mode
(over specified voltage / temperature operating
ranges)
|250|
|350|
ps
1,2,3,6,7,
8,9,13
DIF[X:0]
tJPH
Differential Phase Jitter (RMS Value)
2
10
ps
1,7,10
DIF[X:0]
tSSTERROR
Differential Spread Spectrum Tracking Error
(peak to peak)
40
80
ps
1,7,12
Skew, Output to Output
tsk3
VT = 50%
100
150
ps
1
PLL mode
40
50
ps
1,2
Additive Jitter in Bypass Mode
25
50
ps
1,2
1Guaranteed by design and characterization, not 100% tested in production. C
LOAD = 2pF
5 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
6 VT = 50% of Vout
11 t is the period of the input clock
Jitter, Cycle to cycle
7 This parameter is deterministic for a given device
8 Measured with scope averaging on to find mean value.
9 Long-term variation from nominal of input-to-output skew over temperature and voltage for a single device.
10 This parameter is measured at the outputs of two separate 9DB1904 devices driven by a single main clock. The 9DB1904's must
be set to high bandwidth. Differential phase jitter is the accumulation of the phase jitter not shared by the outputs (eg. not including
the affects of spread spectrum). Target ranges of consideration are agents with BW of 1-22MHz and 11-33MHz.
12 Differential spread spectrum tracking error is the difference in spread spectrum tracking between two 9DB1904 devices This
parameter is measured at the outputs of two separate 9DB1904 devices driven by a single main clock in Spread Spectrum mode.
The 9DB1904's must be set to high bandwidth. The spread spectrum characteristics are: maximum of 0.5%, 30-33KHz modulation
frequency, linear profile.
PLL Bandwidth
BW
Skew, Input to Output
13 This parameter is an absolute value. It is not a double-sided figure.
tjcyc-cyc
2 Measured from differential cross-point to differential cross-point
3 PLL mode Input-to-Output skew is measured at the first output edge following the corresponding input.
4 All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.
相關PDF資料 |
PDF描述 |
|---|---|
| 9DB1933AKLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 |
| 9DB1933AKLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72 |
| 9DB202CGLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 9DB202CFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 9DB202CFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 9DB1933 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Nineteen Output Differential Buffer for PCIe Gen3 |
| 9DB1933AKLF | 功能描述:時鐘緩沖器 19 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9DB1933AKLFT | 功能描述:時鐘緩沖器 19 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9DB202CF | 制造商:Integrated Device Technology Inc 功能描述:9DB202CF - Rail/Tube |
| 9DB202CFLF | 功能描述:時鐘合成器/抖動清除器 2 HCSL Output PCIe Buffer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。